

January 2002

LMH6672

Dual, High Output Current, High Speed Op Amp

General Description

The LMH6672 is a low cost, dual high speed op amp capable of driving signals to within 1V of the power supply rails. It features the high output drive with low distortion required for the demanding application of a single supply xDSL line driver.

When connected as a differential output driver, the LMH6672 can drive a 50Ω load to $16.8V_{PP}$ swing with only -93dBc distortion, fully supporting the peak upstream power levels for upstream full-rate ADSL. The LMH6672 is fully specified for operation with 5V and 12V supplies. Ideal for PCI modem cards and xDSL modems.

Applications

- ADSL PCI modem cards
- xDSL external modems
- Line drivers

Features

■ High Output Drive

19.2 V_{PP} differential output voltage, R_L = 50Ω 9.6 V_{PP} single-ended output voltage, R_L = 25Ω

■ High Output Current

 ± 200 mA @ $V_O = 9_{VPP}$, $V_S = 12V$

■ Low Distortion

93dB SFDR @ 100KHz, $V_O = 8.4V_{PP}, R_L = 25\Omega$ 92dB SFDR @ 1MHz, $V_O = 2V_{PP}, R_L = 100\Omega$

■ High Speed

130MHz 3dB bandwidth (G = 2) 160V/µs slew rate


Low Noise

4.5nV/√Hz : input noise voltage 1.7pA/√Hz : input noise current

- Low supply current: 6.2mA/amp
- Single-supply operation: 5V to 12V
- Available in 8-pin SOIC, PSOP and LLP

Connection Diagram

8-Pin SOIC/PSOP/LLP



Top View

Typical Application




Figure 1

200166

Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMH6672MA	LMH6672MA	Rails	M08A
	LMH6672MAX	LMH6672MA	2.5k Units Tape and Reel	
8-Pin PSOP	LMH6672MR	LMH6672MR	Rails	MRA08A
	LMH6672MRX	LMH6672MR	2.5k Units Tape and Reel	
8-Pin LLP	LMH6672LD	L6672LD	1k Units Tape and Reel	LDC08A
1007	LMH6672LDX	L6672LD	4.5k Units Tape and Reel	



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2) Human Body Model 2kV 200V Machine Model V_{IN} Differential ±1.2V Output Short Circuit Duration (Note 2) Supply Voltage (V⁺ – V⁻) 13.2V Voltage at Input/Output pins V^{+} +0.8V, V^{-} -0.8VStorage Temperature Range -65°C to +150°C Junction Temperature +150°C (Note 4)

Soldering Information

Infrared or Convection (20 sec) 235° C Wave Soldering (10 sec) 260° C

Operating Ratings (Note 1)

Supply Voltage (V⁺ - V⁻) ± 2.5 V to ± 6.5 V Junction Temperature Range -40° C to 150° C

Package Thermal Resistance (θ_{JA})

 8-pin SOIC
 172°C/W

 8-pin PSOP
 58.6°C/W

 8-pin LLP
 40°C/W

Electrical Characteristics

 T_J = 25°C, G = +2, V_S = ±2.5 to ±6V, R_f = R_{IN} = 470 Ω , R_L = 100 Ω ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
Dvnamic I	Performance		(11010-0)	(11010 0)	(11010-0)	
•	-3dB Bandwidth			130		MHz
	0.1dB Bandwidth	$V_S = \pm 6V$		22		MHz
	Slew Rate	$V_S = \pm 6V$, 4V Step, 10-90%		170		V/µs
	Rise and Fall Time	V _S = 6V, 4V Step, 10-90%		18.5		ns
Distortion	and Noise Response					
	2 nd Harmonic Distortion	$V_{O} = 8.4V_{PP}, f = 100KHz, R_{L} = 25\Omega$		-95		dBc
		$V_{O} = 8.4V_{PP}, f = 1MHz, R_{L} = 100\Omega$		-92		dBc
	3 rd Harmonic Distortion	$V_{O} = 8.4V_{PP}, f = 100KHz, R_{L} = 25\Omega$		-93		dBc
		$V_O = 2V_{PP}$, $f = 1MHz$, $R_L = 100\Omega$		-95		dBc
	Input Noise Voltage	f = 100KHz		4.5		nV √Hz
	Input Noise Current	f = 100KHz		1.7		pA/ √Hz
Input Cha	racteristics			•	•	•
V _{os}	Input Offset Voltage	$T_J = -40^{\circ} \text{C to } 150^{\circ} \text{C}$	-5.5	-0.2	5.5	
			-4	-0.2	4	mV
I _B	Input Bias Current	$T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C}$		8	14	μΑ
I _{os}	Input Offset Current	$T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-2.1	0	2.1	μA
CMVR	Common Voltage Range	V _S = ±6V	-6.0		4.5	V
CMRR	Common-Mode Rejection Ratio	$V_{S} = \pm 6V, T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$	150	9.5		μV/V
Transfer C	Characteristics					
A _{VOL}	Voltage Gain	$R_L = 1k, T_J = -40^{\circ}C \text{ to } 150^{\circ}C$	1.0	2.5		V/mV
		$R_{L} = 25\Omega$, $T_{J} = -40^{\circ}$ C to 150°C	0.67	1.7		V/mV
	Output Swing	$R_L = 25\Omega$, $V_S = \pm 6V$	-4.5	±4.8	4.5	
		$R_L = 25\Omega$, $T_J = -40^{\circ}$ C to 150° C, $V_S = \pm 6$ V	-4.4	±4.8	4.4	V
	Output Swing	$R_L = 1k$, $V_S = \pm 6V$	-4.8	±4.8	4.8	
		$R_L = 1k, T_J = -40^{\circ}C \text{ to } 150^{\circ}C,$ $V_S = \pm 6V$	-4.7	±4.8	4.7	V
I _{sc}	Output Current (Note 3)	$V_{O} = 0, V_{S} = \pm 6V$	400	788		mA
		$V_O = 0$, $V_S = \pm 6V$, $T_J = -40^{\circ}\text{C}$ to 150°C	260	600		mA

Electrical Characteristics (Continued)

 T_J = 25°C, G = +2, V_S = ±2.5 to ±6V, R_f = R_{IN} = 470 Ω , R_L = 100 Ω ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
I _S	Supply Current/Amp	$V_S = \pm 6V$			8	mA
		$V_S = \pm 6V, T_J = -40^{\circ}C \text{ to } 150^{\circ}C$		6.2	9	IIIA
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 6 V,$	72	78		dB
		$T_{J} = -40^{\circ} \text{C to } 150^{\circ} \text{C}$				

±2.5V Electrical Characteristics

 T_J = 25°C, G = +2, V_S = ±2.5 to ±6V, R_f = R_{IN} = 470 Ω , R_L = 100 Ω ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
Dynamic I	Performance					
	-3dB Bandwidth			125		MHz
	0.1dB Bandwidth			32		MHz
	Slew Rate	0.4V Step, 10-90%		115		V/µs
	Rise and Fall Time	0.4V Step, 10-90%		2.75		ns
Distortion	and Noise Response			•		
	2 nd Harmonic Distortion	$V_O = 2V_{PP}$, $f = 100$ KHz, $R_L = 25\Omega$		-85		dBc
		$V_O = 2V_{PP}$, $f = 1MHz$, $R_L = 100\Omega$		-87		dBc
	3 rd Harmonic Distortion	$V_O = 2V_{PP}$, $f = 100KHz$, $R_L = 25\Omega$		-90		dBc
		$V_O = 2V_{PP}$, $f = 1MHz$, $R_L = 100\Omega$		-88		dBc
Input Cha	racteristics			•		
Vos	Input Offset Voltage	$T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-5.5		5.5	mV
			-4.0	1.1	4.0	
I _B	Input Bias Current	$T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C}$		8.0	14	μΑ
CMVR	Common-Mode Voltage Range		-2.5		1.0	V
CMRR	Common-Mode Rejection Ratio	$T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	150	57		μV/V
Transfer (Characteristics					
A _{VOL}	Voltage Gain	$R_{L} = 25\Omega$, $T_{J} = -40^{\circ}$ C to 150° C	0.67	1.54		V/mV
		$R_L = 1k, T_J = -40^{\circ}C \text{ to } 150^{\circ}C$	1.0	2.0		
Output Ch	naracteristics			•		
Vo	Output Voltage Swing	$R_L = 25\Omega$	1.20	1.45		
		$R_L = 25\Omega$, $T_J = -40^{\circ}$ C to 150°C	1.10	1.35		V
		$R_L = 1k$	1.30	1.60		
		$R_L = 1k, T_J = -40^{\circ}C \text{ to } 150^{\circ}C$	1.25	1.50		
Power Su	pply		•	•		
	Supply Current/Amp				8.0	mA
		$T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$		5.6	9.0	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, $1.5k\Omega$ in series with 100pF. Machine model, 200Ω in series with 100pF.


 $[\]textbf{Note 3:} \ \ \text{Shorting the output to either supply or ground will exceed the absolute maximum } T_J \ \text{and can result in failure.}$

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing, characterization or statistical analysis.

Output Swing R_L = 25 Ω , 1k Ω @ -40°C, 25°C, 85°C



20016635


Negative Output Swing into $1k\Omega$




20016646

20016647

Negative Output Swing into 25 Ω




Positive Output Swing into $\text{1k}\Omega$




20016645

Positive Output Swing into 25 Ω




20016644

+ $V_{\rm OUT}$ vs. $I_{\rm LOAD}$



20016640

$\textbf{Typical Performance Characteristics} \quad \text{At } T_J = 25^{\circ}\text{C}, \ R_F = 470\Omega \ \text{gain} = +2, \ R_L = 100\Omega. \ \text{Unless}$ otherwise specified. (Continued)




+ $V_{\rm OUT}$ vs. $I_{\rm LOAD}$ 2.0 $V_{S} = \pm 2.5V$ 1.9 1.8 1.7 1.6 85°C 1.5 1.4 1.3 25°C 1.2 1.1 1.0 0 50 100 150 200 250 I_{LOAD} (mA) 20016643

2.0 1.9 V_S = ±2.5V 1.8 1.7 85°C 1.6 1.5 1.4 25°C 1.3 1.2 -40°C 1.1

-V_{OUT} vs. I_{LOAD}

Supply Current vs. Supply Voltage



20016632

Sourcing Current vs. Supply Voltage

 $I_{\text{LOAD}}\,(\text{mA})$

100

150


200

250


20016642


1.0 0

50




Sinking Current vs. Supply Voltage







20016629




Offset Current vs. V_{SUPPLY}




 V_{OS} vs. V_{CM} , V_{S} = 12V




20016631




20016636




20016639




Harmonic Distortion vs. Load



Harmonic Distortion vs. Output Voltage




Harmonic Distortion vs. Load




20016620

Harmonic Distortion vs. Output Voltage




20016614

Harmonic Distortion vs. Output Voltage




Harmonic Distortion vs. Output Voltage




20016611

Harmonic Distortion vs. Output Voltage




20016617

Harmonic Distortion vs. Output Voltage




Harmonic Distortion vs. Output Voltage




20016615

Harmonic Distortion vs. Output Voltage




20016616

Harmonic Distortion vs. Frequency




20016622

Harmonic Distortion vs. Frequency




Harmonic Distortion vs. Frequency




20016623

Harmonic Distortion vs. Frequency




Pulse Response, $V_S = \pm 6V$





20016627


Pulse Response, $V_S = \pm 2.5V$, $\pm 6V$




Pulse Response, ($A_{VCL} = -1$, $V_S = \pm 6V$)









Frequency Response, A_{VCL} = +5V






Frequency Response




20016650

Frequency Response, $A_{VCL} = +10$




20016648


CMRR vs. Frequency @ 5V




20016605








PSRR vs. Frequency @ 5V



20016607

e_n & i_n vs. Frequency @ 5V



Application Notes

Thermal Management

The LMH6672 is a high-speed, high power, dual operational amplifier with a very high slew rate and very low distortion. For ease of use, it uses conventional voltage feedback. These characteristics make the LMH6672 ideal for applications where driving low impedances of 25-100 Ω such as xDSL and active filters.

A class AB output stage allows the LMH6672 to deliver high currents to low impedance loads with low distortion while consuming low quiescent supply current. For most op-amps, class AB topology means that internal power dissipation is rarely an issue, even with the trend to smaller surface mount packages. However, the LMH6672 has been designed for applications where high levels of power dissipation may be encountered.

Several factors contribute to power dissipation and consequently higher junction temperatures. These factors need to be well understood if the LMH6672 is to perform to specifications in all applications. This section will examine the typical application that is shown on the front page of this data sheet as an example. (Figure 1) Because both amplifiers are in a single package, the calculations will for the total power dissipated by both amplifiers.

There are two separate contributors to the internal power dissipation:

- 1. The product of the supply voltage and the quiescent current when no signal is being delivered to the external load.
- 2. The additional power dissipated while delivering power to the external load.

The first of these components appears easy to calculate simply by inspecting the data sheet. The typical quiescent supply current for this part is 6.2mA per amplifier, therefore, with a (6 volt supply, the total power dissipation is:

$$P_D = V_S \times 2 \times I_Q = 12 \times (12.4 \times 10^{-3}) = 149 \text{ mW}$$

 $(V_S = V_{CC} + V_{EE})$

With a thermal resistance of 172°C/W for the SOIC package, this level of internal power dissipation will result in a junction temperature (T_J) of 26°C above ambient.

Using the worst-case maximum supply current of 18mA and an ambient of 85°C, a similar calculation results in a power dissipation of 216 mW, or a T_J of 122°C.

This is approaching the maximum allowed T_J of 150°C before a signal is applied. Fortunately, in normal operation, this term is reduced, for reasons that will soon be explained.

The second contributor to high $T_{\rm J}$ is the power dissipated internally when power is delivered to the external load. This cause of temperature rise is more difficult to calculate, even when the actual operating conditions are known.

To maintain low distortion, in a Class AB output stage, an idle current, $\, I_{\rm Q} \,$, is maintained through the output transistors when there is little or no output signal. In the LMH6672, about 4.8 mA of the total quiescent supply current of 12.4 mA flows through the output stages.

Under normal large signal conditions, as the output voltage swings positive, one transistor of the output pair will conduct the load current, while the other transistor shuts off, and dissipates no power. During the negative signal swing this situation is reversed, with the lower transistor sinking the load current while the upper transistor is cut off. The current in each transistor will approximate a half wave rectified version of the total load current.

Because the output stage idle current is now routed into the load, 4.8mA can be subtracted from the quiescent supply current when calculating the quiescent power when the output is driving a load.

The power dissipation caused by driving a load in a DSL application, using a 1:2 turns ratio transformer driving 20 mW into the subscriber line and 20mW into the back termination resistors, can be calculated as follows:

$$P_{DRIVER} = P_{TOT} - (P_{TERM} + P_{LINE})$$
 where

P_{DRIVER} is the LMH6672 power dissipation

P_{TOT} is the total power drawn from the power supply

 $\mathsf{P}_{\mathsf{TERM}}$ is the power dissipated in the back termination resistors

P_{LINE} is the power sent into the subscriber line

At full specified power, $P_{TERM} = P_{LINE} = 20$ mW, $P_{TOT} = V_{S}$ x I_{S} .

In this application, $V_S = 12V$.

$$I_S = I_Q + A_{VG} |I_{OUT}|$$
.

 $\rm I_{\rm Q}$ = the LMH6672 quiescent current minus the output stage idle current.

$$I_{O} = 12.4 - 4.8 = 7.6 \text{mA}$$

 A_{VG} $|I_{OUT}|$ for a full-rate ADSL CPE application, using a 1:2 turns ratio transformer, is $\sqrt{(40 \text{ mW/5}\Omega\Omega)}$ = 28.28mA RMS.

For a Gaussian signal, which the DMT ADSL signal approximates, A $_{\rm VG}$ |I $_{\rm OUT}$ | = $\sqrt{2/\pi}$ x I $_{\rm RMS}$ = 22.6mA. Therefore, P $_{\rm TOT}$ = (22.6mA + 7.6mA) x 12V = 362mW and P $_{\rm DRIVER}$ is 362-40 = 322mW.

In the SOIC package, with a θ_{JA} of 172°C/W, this causes a temperature rise of 55°C. With an ambient temperature at the maximum recommended 85°C, the T_J is at 140°C, well below the specified 150°C maximum.

Even if we assume the absolute maximum I_S over temperature of 18mA, when we scale up the I_Q proportionally to 7mA, the P_{DRIVER} only goes up by 41mW causing a 62°C rise to 147°C.

Although very few CPE applications will ever operate in an environment as hot as 85° C, if a lower T_J is desired or the LMH6672 is to be used in an application where the power dissipation is higher, the PSOP package provides a much lower θ_{JA} of only 58.6° C/W.

Using the same P_{DRIVER} as above, we find that the temperature rise is only 19° and 21°C, resulting in T_J 's in an 85°C ambient of 104°C and 106°C respectively.

Circuit Layout Considerations


National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Since the exposed PAD (or DAP) of the PSOP and LLP package is internally floating, the footprint for DAP could be connected to ground plane in PCB for better heat dissipation.


Device	Package	Evaluation		
		Board PN		
LMH6672MA	8-Pin SOIC	CLC730036		
LMH6672LD	8-Pin LLP	CLC730114		
LMH6672MR	8-Pin PSOP	CLC730121		


These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.

Physical Dimensions inches (millimeters)


unless otherwise noted








8-Pin SOIC
NS Package Number M08A



8-Pin PSOP NS Package Number MRA08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Pin LLP NS Package Number LDC08A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507