November 1990 Edition 5.0

= DATA SHEET =

专业PCB打样工厂

# **MB1502** SERIAL INPUT PLL FREQUENCY SYNTHESIZER

#### LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 1.1 GHz PRESCALER

The Fujitsu MB1502, utilizing BI-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function. The MB1502 contains a 1.1GHz two modulus prescaler that can select of either 64/65 or 128/129 divide ratio, control signal generator, 16-bit shift register, 15-bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase conversion function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter) and analog switch to speed up lock up time.

It operates supply voltage of 5V typ. and achieves very low supply current of 8mA typ. realized through the use of Fujitsu Advanced Process Technology.

#### **FEATURES**

- High operating frequency: f<sub>IN MAX</sub>=1.1GHz (V<sub>IN MIN</sub>=10dBm)
- Pulse swallow function: 64/65 or 128/129
- Low supply current: I<sub>CC</sub>=8mA typ.
- Serial input 18-bit programmable divider consisting of:
   Binary 7-bit swallow counter: 0 to 127
   Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of:
   Binary 14-bit programmable reference counter: 8 to 16383
   1-bit switch counter (SW) sets divide ratio of prescaler
- On-chip analog switch achieves fast lock up time
- 2 types of phase detector output

   On-chip charge pump (Bipolar type)
   Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 16-pin Plastic DIP Package (Suffix: —P)
   16-pin Plastic Flat Package (Suffix: —PF)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

	-		and the second
Rating	Symbol	Value	Unit
Dower Supply Voltogo	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage	VP	V <sub>CC</sub> to 10.0	V
Output Voltage	V <sub>OUT</sub>	–0.5 to V <sub>CC</sub> +0.5	V
Open-drain Voltage	V <sub>OOP</sub>	-0.5 to 0.8	V
Output Current	I <sub>OUT</sub>	± 10	mA
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum RatIngs are exceed-

dzsc.com


ed. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



24小时加急出货

	Piı	n Assignmer	nt	
OSC <sub>IN</sub> OSC <sub>OUT</sub> V <sub>P</sub> V <sub>CC</sub> D <sub>O</sub> GND LD f <sub>IN</sub>	1 2 3 4 5 6 7 8	(TOP VIEW)	16 15 14 13 12 11 10 9	ØR ØP f <sub>OUT</sub> BiSW FC LE Data Clock

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



5-2

# **PIN DESCRIPTION**

Pin No.	Pin Name	I/O	Description
1 2	OSC <sub>IN</sub> OSC <sub>OUT</sub>	I O	Oscillator input. Oscillator output. A crystal is placed between OSC <sub>IN</sub> and OSC <sub>OUT</sub> .
3	VP	—	Power supply input for charge pump and analog switch.
4	V <sub>CC</sub>		Power supply voltage input.
5	D <sub>O</sub>	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
6	GND	—	Ground
7	LD	ο	Phase comparator output. Normally this pin outputs high level. While the phase difference of $f_r$ , and $f_p$ exists, this pin outputs low level.
8	f <sub>IN</sub>	I	Prescaler input. The connection with an external VCO should be AC connection.
9	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
10	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift registers. When this bit is high level and LE is high level, the data stored in shift register is transferred to 15-bit latch. When this bit is low level and LE is high level, the data is transferred to 18-bit latch.
11	LE	I	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump output to be connected to BISW pin because internal analog switch becomes ON state.
12	FC	I	Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal is also used to control fOUT pin (test pin) output level for $f_r$ or $f_p$ .
13	BISW	ο	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump state.
14	fout	ο	Monitor pin of phase comparator input. $f_{OUT}$ pin outputs either programmable reference divider output ( $f_r$ ) or programmable divider output ( $f_p$ ) depending upon FC pin input level.
15 16	ØP ØR	0	Outputs for external charge pump. The characteristics are reversed according to FC input. ØP pin is N-channel open drain output.

# **FUNCTIONAL DESCRIPTIONS**

### SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.


On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.

### PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



### 14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
	17	10	12		10	<u> </u>	<u> </u>	'	0	5	-	5	-	
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 8 is prohibited.

Divide ratio: 8 to 16383

SW: This bit selects divide ratio of prescaler.

SW=H : 64 SW=L :128

S1 to S14: These bits select divide ratio of programmable reference divider.

C: Control bit (sets as high level).


Data is input from MSB side.

### PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter.

50

Serial 19-bit data format is shown on following page.



#### **7-BIT SWALLOW COUNTER DIVIDE RATIO**

Divide Ratio	S	S	S	S	S	S	S
A	7	6	5	4	3	2	1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

NOTE: Divide ratio: 0 to 127

#### **11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO**

Divide	S	S	S	S	S	S	S	S	S	s	s
Ratio N	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8
16	0	0	0	0	0	0	1	0	0	0	1
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

NOTES: Divide ratio less than 16 is prohibited.

Divide ratio: 16 to 2047


S1 to S7: Swallow counter divide ratio setting bit. (0 to 127) S8 to S18: Programmable counter divide ratio setting bit. (16 to 2047)

C: Control bit (sets as low level).

Data is input from MSB side.

#### PULSE SWALLOW FUNCTION

- [(PxN)+A] x  $f_{osc} \div R$ f<sub>vco</sub> =
- Output frequency of external voltage controlled oscillator (VCO) f<sub>VCO</sub>:
- Preset divide ratio of binary 11-bit programmable counter (16 to 2047) N:
- Preset divide ratio of binary 7-bit swallow counter (0≤A≤127, A<N) A:
- Output frequency of the external reference frequency oscillator fosc:
- Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383) R:
- P: Preset modulus of external dual modulus prescaler (64 or 128)




NOTES: Parenthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.

### PHASE CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level  $(D_0)$ , phase comparator output level  $(\oslash R, \oslash P)$  are reversed depending upon FC pin input level. Also, monitor pin  $(f_{OUT})$  output level of phase comparator is controlled by FC pin input level. The relation between outputs  $(D_0, \oslash R, \oslash P)$  and FC input level are shown below.


			FC=H c	or open			FC=L				
		Do	ØR	ØP	f <sub>OU</sub> т	Do	ØR	ØP	f <sub>OU</sub> т		
	$f_r > f_p$	Н	L	L	(f <sub>r</sub> )	L	Н	Z	(f <sub>p</sub> )		
	$f_r < f_p$	L	Н	Z	(f <sub>r</sub> )	н	L	L	(f <sub>p</sub> )		
Γ	$f_r = f_p$	Z	L	Z	(f <sub>r</sub> )	Z	L	Z	(f <sub>p</sub> )		

**Note:** Z = (High impedance)



- VCO CHARACTERISTICS Depending upon VCO characteristics, FC pin should be set accordingly:
- When VCO characteristics are like1, FC should be set High or open circuit;
- When VCO characteristics are like 2, FC should be set Low.

50



**NOTES**: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 


Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When  $f_r > f_p$  or  $f_r < f_p$ , spike might not appear depending upon charge pump characteristics.

#### ANALOG SWITCH

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output ( $D_O$ ) to be connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE=H (Changing the divide ratio of internal prescaler) : Analog switch=ON LE=L (Normal operating mode): Analog switch=OFF

LPF time constant is decreased in order to insert a analog switch between LPF1 and LPF2 when channel of PLL is changing. Thus, lock up time is decreased, that is, fast lock up time is achieved.



# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol		Unit		
	Symbol	Min	Тур	Max	Onit
David Constant (1/4/4-202	V <sub>CC</sub>	4.5	5.0	5.5	V
Power Supply Voltage	VP	V <sub>CC</sub>	VP	8.0	V
Input Voltage	VI	GND		V <sub>CC</sub>	V
Operating Temperature	T <sub>A</sub>	-40		85	°C

# **ELECTRICAL CHARACTERISTICS**

## (Vcc=4.5 to 5.5V, TA=-40 to +85°C, unless otherwise noted.)


Parameter		Symbol Condition		Value				
		Symbol	Condition	Min	Тур	Max	Unit	
Power Supply Current		I <sub>CC</sub>	Note 1		8.0	12.0	mA	
	f <sub>in</sub>	f <sub>in</sub>	Note2	10		1100	MHz	
Operating Frequency	OSCIN	f <sub>OSC</sub>			12	20	MHz	
Level Occessibility	f <sub>in</sub>	V <sub>fin</sub>		-10		6	dBm	
Input Sensitivity	OSCIN	V <sub>OSC</sub>		0.5			V <sub>PP</sub>	
High-level Input Voltage	Except fin	V <sub>IH</sub>		V <sub>CC</sub> x0.7			V	
Low-level Input Voltage	and OSC <sub>IN</sub>	V <sub>IL</sub>				V <sub>CC</sub> x0.3	V	
High-level Input Current	Data	IIH			1.0		μΑ	
Low-level Input Current	Clock	IIL			-1.0		μΑ	
	OSCIN	I <sub>OSC</sub>			±50		μΑ	
Input Current	LE, FC	I <sub>LE</sub>			-60		μΑ	
High-level Output Current	Except D <sub>O</sub>	V <sub>OH</sub>	V <sub>CC</sub> = 5 V	4.4			V	
Low-level Output Current	- and OSC <sub>OUT</sub>	V <sub>OL</sub>				0.4	V	
N-channel Open Drain Cutoff Current	D <sub>O</sub> , ∅P	I <sub>OFF</sub>	$V_P = V_{CC}$ to 8V $V_{OOP}$ = GND to 8V			1.1	μA	
Output Current	Except D <sub>O</sub>	I <sub>ОН</sub>		-1.0			mA	
	and OSC <sub>OUT</sub>	I <sub>OL</sub>		1.0			mA	
Analog Switch On Resistor		R <sub>ON</sub>			25		Ω	

5-2

**NOTE:** 1: f<sub>in</sub> = 1.1GHz, OSC<sub>IN</sub>=12MHz, V<sub>cc</sub>=5V. Inputs are grounded and outputs are open. 2: AC coupling. Minimum operating frequency is measured when a capacitor 1000pF is connected.


# **TYPICAL CHARACTERISTICS CURVES**

## INPUT SENSITIVITY CHARACTERISTICS




## MB1502

# **INPUT IMPEDANCE CHARACTERISTICS**




50


# **TYPICAL APPLICATION EXAMPLE**



# PACKAGE DIMENSIONS



5-2



#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

50

MB1502

# **FUJITSU LIMITED**

For further information, please contact:

### Japan

FUJITSU LIMITED Semiconductor Marketing Furukawa Sogo Bldg. 6-1,Marunouchi 2-chome Chiyoda-ku, Tokyo 100 Japan Tel: (03)3216-3211 Telex: 781-2224361 FAX: (03)3216-9771

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: (408)922-9000 FAX: (408)432-9044

### Europe

FUJITSU MIKROELEKTRONIK GmbH Arabella Centre 9.OG Lyoner Strasse 44-48 D-6000 Frankfurt 71 F.R. Germany Tel: (069) 66320 Telex: 411963 FAX: (069) 6632122

#### Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road Plaza by the Park #06-04/07 Singapore 0718 Tel: 336-1600 Telex: 55373 FAX: 336-1609

JV0123-90YA3