

October 1996 Revised June 2000

### NC7SZ00

### TinyLogic™ UHS 2-Input NAND Gate

### **General Description**

The NC7SZ00 is a single 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogicTM. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range. The device is specified to operate over the 1.8V to 5.5V  $V_{CC}$  operating range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 6V independent of  $V_{CC}$  operating voltage.

### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra High Speed; t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.8V–5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $\rm V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented


### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ00M5	MA05B	7Z00	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7SZ00M5X	MA05B	7Z00	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ00P5	MAA05A	Z00	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7SZ00P5X	MAA05A	Z00	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel

### **Logic Symbol**



### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
A, B	Inputs
Y	Output

### **Function Table**

Y = AB								
Inp	Output							
Α	В	Y						
L	L	Н						
L	Н	Н						
Н	L	Н						
Н	Н	L						

H = HIGH Logic Level L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

### Absolute Maximum Ratings(Note 1)

DC Output Diode Current (I<sub>OK</sub>)

Junction Lead Temperature (T<sub>L</sub>);

(Soldering, 10 seconds) 260°C

Power Dissipation (P<sub>D</sub>) @ +85°C

SOT23-5 200 mW SC70-5 150 mW

# Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \text{Supply Voltage Operating (V}_{\text{CC}}) & 1.8 \text{V to } 5.5 \text{V} \\ \text{Supply Voltage Data Retention (V}_{\text{CC}}) & 1.5 \text{V to } 5.5 \text{V} \\ \text{Input Voltage (V}_{\text{IN}}) & 0 \text{V to } 5.5 \text{V} \\ \text{Output Voltage (V}_{\text{OUT}}) & 0 \text{V to V}_{\text{CC}} \end{array}$ 

Output voltage ( $v_{OUT}$ ) Ov to  $v_{CC}$ Operating Temperature ( $T_A$ )  $-40^{\circ}$ C to  $+85^{\circ}$ C

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Thermal Resistance  $(\theta_{JA})$ 

SOT23-5 300°C/W SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Syllibol	raiametei	(V)	Min	Тур	Max	Min	Max	Onics	Conditions	
$V_{IH}$	HIGH Level Input Voltage	1.8	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3-5.5	0.70 V <sub>CC</sub>			0.70 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.8			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3-5.5			$0.30\ V_{CC}$		$0.30~\mathrm{V}_\mathrm{CC}$	·		
V <sub>OH</sub>	HIGH Level Output Voltage	1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2		V	V = V	$I_{OH} = -100 \mu A$
		3.0	2.9	3.0		2.9		·	VIN — VIL	ΙΟΗ = 100 μετ
		4.5	4.4	4.5		4.4				
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3		•		$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	V = V	I <sub>OL</sub> = 100 μA
		3.0		0.0	0.1		0.1	·	VIN — VIH	10L = 100 μ/
		4.5		0.0	0.1		0.1			
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55	·		$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0-5.5			±1		±10	μΑ	V <sub>IN</sub> = 5.5\	, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	$V_{IN}$ or $V_{OI}$	
I <sub>CC</sub>	Quiescent Supply Current	1.8-5.5			2.0		20	μΑ	$V_{IN} = 5.5$	/, GND

### **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.
	i arameter	(V)	Min	Тур	Max	Min	Max	Onits	00.14.1.01.0	1 ig. 110.
t <sub>PLH</sub> ,	Propagation Delay	1.8	2.0	4.5	9.5	2.0	10.0			
t <sub>PHL</sub>		$2.5\pm0.2$	0.8	3.0	6.5	0.8	7.0	ns	$C_L = 15 pF$ ,	Figures
		$3.3 \pm 0.3$	0.5	2.4	4.5	0.5	4.7	115	$R_L = 1 M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5	2.0	3.9	0.5	4.1			
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm0.3$	1.5	2.9	5.0	1.5	5.2	ns	$C_L = 50 \text{ pF},$	Figures
$t_{PHL}$		$5.0 \pm 0.5$	0.8	2.4	4.3	0.8	4.5	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		4				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		24				pF	(Note 3)	Figure 2
		5.0		30				ы	(14016-3)	i igule 2

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{|N}) + (I_{CC}\text{static})$ .


### **AC Loading and Waveforms**



 $\mathbf{C}_{\mathbf{L}}$  includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_w = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit



Input = AC Waveform;  $t_r = t_f = 1.8 \text{ ns}$ ;

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit







FIGURE 3. AC Waveforms

#### **Tape and Reel Specification** Tape Format Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed M5, P5 Carrier 250 Filled Sealed Trailer (Hub End) Sealed 75 (typ) Empty Leader (Start End) 125 (typ) Empty Sealed M5X, P5X Carrier 3000 Filled Sealed Sealed Trailer (Hub End) 75 (typ) Empty

### TAPE DIMENSIONS inches (millimeters)








BEND RADIUS NOT TO SCALE


Package	Package Tape Size		DIM A DIM B		DIM F DIM K <sub>o</sub>		DIM W	
SC70-5	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$	
	0 111111	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)	
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$	
		(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$	

## Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)



NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

MAA05ARevC

C. DIMENSIONS ARE IN MILLIMETERS.

#### 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

# Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com