Power MOSFET

20 V, 3.2 A, Single N-Channel, SOT-23

Features

- Leading Planar Technology for Low Gate Charge / Fast Switching
- 2.5 V Rated for Low Voltage Gate Drive
- SOT-23 Surface Mount for Small Footprint
- Pb-Free Packages are Available

Applications

- Load/Power Switch for Portables
- Load/Power Switch for Computing
- DC–DC Conversion

MAXIMUM RATINGS (T_J= 25°C unless otherwise stated)

| Paramo | Symbol | Value | Unit | | |
|---|--------------------------------------|-----------------------|------------------|------|----|
| Drain-to-Source Voltage | | | V _{DSS} | 20 | V |
| Gate-to-Source Voltage | V _{GS} | ±12 | V | | |
| Continuous Drain | Steady | $T_A = 25^{\circ}C$ | I _D | 3.2 | А |
| Current (Note 1) | State | T _A = 85°C | | 2.4 | А |
| Steady State Power Dissipation (Note 1) | Stea | dy State | P _D | 1.25 | W |
| Pulsed Drain Current | t _p = | = 10 μs | I _{DM} | 10.0 | А |
| Operating Junction and S | T _J , T _{stg} | –55 to 150 | °C | | |
| Continuous Source Curre | ۱ _S | 1.6 | А | | |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | | | ΤL | 260 | °C |

THERMAL RESISTANCE RATINGS

| Parameter | Symbol | Мах | Unit |
|------------------------------|-----------------|-----|------|
| Junction-to-Ambient (Note 1) | $R_{\theta JA}$ | 100 | °C/W |
| Junction-to-Ambient (Note 2) | R_{\thetaJA} | 300 | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size
- (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.





ON Semiconductor®

http://onsemi.com

| V _{(BR)DSS} | R _{DS(on)} Typ | I_D Max (Note 1) |
|----------------------|-------------------------|--------------------------------------|
| 20 V | 70 mΩ @ 4.5 V | 3.6 A |
| | 85 mΩ @ 2.5 V | 3.1 A |







M = Date Code*

= Pb–Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or overbar may vary depending upon manufacturing location.

ORDERING INFORMATION


| Device | Package | Shipping† |
|-------------|---------------------|--------------------|
| NTR4501NT1 | SOT-23 | 3000/Tape & Reel |
| NTR4501NT1G | SOT-23 (Pb-Free) | 3000/Tape & Reel |
| NTR4501NT3 | SOT-23 | 10,000/Tape & Reel |
| NTR4501NT3G | SOT-23 (Pb-Free) | 10,000/Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Electrical Characteristics ($T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Units |
|--|--|---|---------------------------|------|------|------|-------|
| OFF CHARACTERISTICS | - | | | | - | - | - |
| Drain-to-Source Breakdown Voltage (Note 3) | V _{(BR)DSS} | V_{GS} = 0 V, I_D = 250 μ A | | 20 | 24.5 | | V |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | $V_{(BR)DSS}/T_J$ | | | | 22 | | mV/°C |
| Zero Gate Voltage Drain Current | I_{DSS} $V_{GS} = 0 V$ $T_J = 25^{\circ}C$ | | | | 1.5 | μΑ | |
| | | V _{DS} = 16 V | $T_J = 85^{\circ}C$ | | | 10 | μA |
| Gate-to-Source Leakage Current | I _{GSS} | $V_{DS} = 0 V, V_{GS} = \pm 12 V$ | | | | ±100 | nA |
| ON CHARACTERISTICS | | | | | | | |
| Gate Threshold Voltage (Note 3) | V _{GS(TH)} | $V_{GS} = V_{DS}, I_{E}$ | _D = 250 μA | 0.65 | | 1.2 | V |
| Negative Threshold Temperature Coefficient | V _{GS(TH)} /T _J | | | | -2.3 | | mV/°C |
| Drain-to-Source On Resistance | | V_{GS} = 4.5 V, I _D = 3.6 A | | | 70 | 80 | |
| | R _{DS(on)} | V _{GS} = 2.5 V, | I _D = 3.1 A | | 85 | 105 | mΩ |
| Forward Transconductance | 9fs | V _{DS} = 5.0 V, I _D = 3.6 A | | | 9 | | S |
| CHARGES AND CAPACITANCES | | | | | | | |
| Input Capacitance | C _{iss} | V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 10 V | | | 200 | | pF |
| Output Capacitance | C _{oss} | | | | 80 | | |
| Reverse Transfer Capacitance | C _{rss} | | | | 50 | | |
| Total Gate Charge | Q _{G(TOT)} | | | | 2.4 | 6.0 | |
| Gate-to-Source Gate Charge | Q _{GS} | $V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V},$ $I_D = 3.6 \text{ A}$ | | | 0.5 | | nC |
| Gate-to-Drain Charge | Q _{GD} | | | | 0.6 | | |
| SWITCHING CHARACTERISTICS (Note 4) | | | | | | | |
| Turn-On Delay Time | t _{d(on)} | | | | 6.5 | 13 | ns |
| Rise Time | t _r | V _{GS} = 4.5 V, V | /pe = 10 V. | | 12 | 24 | |
| Turn-Off Delay Time | t _{d(off)} | I _D = 3.6 A, R | $_{\rm G} = 6.0 \ \Omega$ | | 12 | 24 | |
| Fall Time | t _f | | | | 3 | 6 | 1 |
| SOURCE-DRAIN DIODE CHARACTERISTIC | 3 | | | | | | |
| Forward Diode Voltage | V _{SD} | V _{GS} = 0 V, I _{SD} = 1.6 A | | | 0.8 | 1.2 | V |
| Reverse Recovery Time | t _{RR} | $V_{GS} = 0 V,$ $d_{IS}/d_t = 100 A/\mu s,$ $I_S = 1.6 A$ | | | 7.1 | | 1 |
| Charge Time | ta | | | | 5 | | ns |
| Discharge Time | t _b | | | | 1.9 | | |
| Reverse Recovery Charge | Q _{RR} | | | | 3.0 | | nC |

Pulse Test: Pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.







Figure 9. Resistive Switching Time Variation versus Gate Resistance


Figure 10. Diode Forward Voltage versus Current

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08

ISSUE AN





NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
- BASE MATERIAL. 4. 318–01 THRU –07 AND –09 OBSOLETE, NEW STANDARD 318–08.

| | MILLIMETERS | | | INCHES | | | |
|-----|-------------|------|------|--------|-------|-------|--|
| DIM | MIN | NOM | MAX | MIN | NOM | MAX | |
| Α | 0.89 | 1.00 | 1.11 | 0.035 | 0.040 | 0.044 | |
| A1 | 0.01 | 0.06 | 0.10 | 0.001 | 0.002 | 0.004 | |
| b | 0.37 | 0.44 | 0.50 | 0.015 | 0.018 | 0.020 | |
| С | 0.09 | 0.13 | 0.18 | 0.003 | 0.005 | 0.007 | |
| D | 2.80 | 2.90 | 3.04 | 0.110 | 0.114 | 0.120 | |
| E | 1.20 | 1.30 | 1.40 | 0.047 | 0.051 | 0.055 | |
| е | 1.78 | 1.90 | 2.04 | 0.070 | 0.075 | 0.081 | |
| L | 0.10 | 0.20 | 0.30 | 0.004 | 0.008 | 0.012 | |
| L1 | 0.35 | 0.54 | 0.69 | 0.014 | 0.021 | 0.029 | |
| HE | 2.10 | 2.40 | 2.64 | 0.083 | 0.094 | 0.104 | |
| | | | | | | | |

STYLE 21: PIN 1. GATE

3. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use porty to all paplicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

^{2.} SOURCE