

### **SPECIFICATIONS**

All specifications at +25°C,  $V_{DD} = V_{CC} = 3.0V$ ,  $f_S = 44.1kHz$ , SYSCLK = 384 $f_S$ , and 16-bit data, unless otherwise noted.

			PCM3006T		
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUT/OUTPUT					
Input Logic					
Input Logic Level: V <sub>IH</sub> <sup>(1)</sup>		0.7 x V <sub>DD</sub>			VDC
V <sub>IL</sub> <sup>(1)</sup>				0.3 x V <sub>DD</sub>	VDC
Input Logic Current: I <sub>IN</sub> <sup>(2)</sup>				±1	μA
Input Logic Current: I <sub>IN</sub> <sup>(3)</sup>				100	μA
Output Logic					
Output Logic Level: V <sub>OH</sub> <sup>(4)</sup>	I <sub>OUT</sub> = -1mA	V <sub>DD</sub> -0.3			VDC
V <sub>OL</sub> <sup>(4)</sup>	$I_{OUT} = +1mA$	100 010		0.3	VDC
	-001			0.0	
Sampling Frequency (f <sub>S</sub> )		32	44.1	48	kHz
System Clock Frequency	256f <sub>S</sub>	8.1920	11.2896	12.2880	MHz
	384f <sub>S</sub>	12.2880	16.9344	18.4320	MHz
	512f <sub>S</sub>	16.3840	22.5792	24.5760	MHz
ADC CHARACTERISTICS	0.2.5	1010010	22:07:02	2.1107.00	
RESOLUTION		1	16		Bits
DC ACCURACY					Dito
Gain Mismatch Channel-to-Channel			±1.0	±3.0	% of FSR
Gain Error			±1.0 ±2.0	±3.0 ±5.0	% of FSR
Gain Drift			±2.0 ±20	15.0	ppm of FSR/°C
Bipolar Zero Error	Lligh Deep Filter Dischlad(6)				
	High-Pass Filter Disabled <sup>(6)</sup>		±1.7 ±20		% of FSR
Bipolar Zero Drift	High-Pass Filter Disabled <sup>(6)</sup>		±20		ppm of FSR/°C
DYNAMIC PERFORMANCE <sup>(5)</sup>					
THD+N: $V_{IN} = -0.5$ dB			-84	_77	dB
$V_{IN} = -60 dB$			-26		dB
Dynamic Range	A-Weighted	84	89		dB
Signal-to-Noise Ratio	A-Weighted	84	89		dB
Channel Separation		82	86		dB
DIGITAL FILTER PERFORMANCE					
Passband				0.454f <sub>S</sub>	Hz
Stopband		0.583f <sub>S</sub>			Hz
Passband Ripple				±0.05	dB
Stopband Attenuation		-65			dB
Delay Time	<b>a</b> 15		17.4/f <sub>S</sub>		sec
HPF Frequency Response	–3dB		0.019f <sub>S</sub>		mHz
ANALOG INPUT					
Voltage Range			0.60 V <sub>CC</sub>		Vp-p
Center Voltage			0.50 V <sub>CC</sub>		V
Input Impedance			30		kΩ
Anti-Aliasing Filter Frequency Response	–3dB		150		kHz
RESOLUTION			16		Bits
DC ACCURACY			±1.0		0/ cf FOD
Gain Mismatch Channel-to-Channel Gain Error			±1.0 ±1.0	±3 ±5	% of FSR % of FSR
Gain Drift			±1.0 ±20		ppm of FSR/°C
Bipolar Zero Error			±2.5		% of FSR
Bipolar Zero Drift			±20		ppm of FSR/°C
DYNAMIC PERFORMANCE <sup>(6)</sup>					
THD+N: V <sub>OUT</sub> = 0dB (Full Scale)			-85	-77	dB
$V_{OUT} = -60 dB$			-30		dB
Dynamic Range	EIAJ, A-Weighted	86	93		dB
Signal-to-Noise Ratio	EIAJ, A-Weighted	86	93		dB
Channel Separation		84	90		dB

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



### SPECIFICATIONS (CONT)


All specifications at +25°C,  $V_{DD}$  =  $V_{CC}$  = 3.0V,  $f_S$  = 44.1kHz, SYSCLK = 384 $f_S$ , CLKIO Input, 16-bit data, unless otherwise noted.

			PCM3006T		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DAC CHARACTERISTICS (CONT)					
DIGITAL FILTER PERFORMANCE Passband Stopband Passband Ripple Stopband Attenuation Delay Time		0.555f <sub>s</sub> –35	11.1/f <sub>S</sub>	0.445f <sub>S</sub> ±0.17	Hz Hz dB dB sec
ANALOG OUTPUT Voltage Range Center Voltage Load Impedance LPF Frequency Response	AC-Coupling f = 20kHz	10	0.6 x V <sub>CC</sub> 0.5 x V <sub>CC</sub> -0.16		Vp-p VDC kΩ dB
POWER SUPPLY REQUIREMENTS Voltage Range: V <sub>CC</sub> , V <sub>DD</sub> Supply Current: ADC/DAC Operation ADC Operation ADC/DAC Power-Down <sup>(8)</sup> Power Dissipation: ADC/DAC Operation ADC Operation DAC Operation ADC Operation ADC/DAC Power-Down <sup>(8)</sup>	$\begin{array}{c} -25^{\circ}\text{C to } +85^{\circ}\text{C} \\ 0^{\circ} \text{ C to } +70^{\circ}\text{C}^{(7)} \\ V_{\text{CC}} = V_{\text{DD}} = 3.0\text{V} \end{array}$	2.7 2.4	3.0 3.0 18 12 7 50 54 36 21 150	3.6 3.6 24 16 10 72 48 30	VDC VDC mA mA mA μA mW mW mW wW
TEMPERATURE RANGE Operation Storage Thermal Resistance, $\Theta_{JA}$	VCC - VDD - 0.0V	-25 -55	100	+85 +125	μw °C °C °C/W

NOTES: (1) Pins 7, 8, 9, 10, 11, 15, 17, 18:  $\overrightarrow{PDAD}$ ,  $\overrightarrow{PDDA}$ , SYSCLK, LRCIN, BCKIN, DIN, DEM1, DEM0 (Schmitt-Trigger input with 100k $\Omega$  typical internal pull-down resistor). (2) Pins 9, 10, 11, 15: SYSCLK, LRCIN, BCKIN, DIN (Schmitt-Trigger input). (3) Pins 7, 8, 17, 18:  $\overrightarrow{PDAD}$ ,  $\overrightarrow{PDDA}$ , DEM1, DEM0 (Schmitt-Trigger input, 100k $\Omega$  typical internal pull-down resistor). (4) Pin 12: DOUT. (5)  $f_{IN}$  = 1kHz, using Audio Precision System II, rms mode with 20kHz LPF, 400Hz HPF used for performance calculation. (6)  $f_{OUT}$  = 1kHz, using Audio Precision System II, rms mode with 20kHz LPF, 400Hz HPF used for voltages between 2.4V to 2.7V for 0°C to +70°C and 256f<sub>S</sub>/512f<sub>S</sub> operation (384f<sub>S</sub> not available). (8) SYSCLK, BCKIN, and LRCIN are stopped.



#### **PIN CONFIGURATION**



### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
+V <sub>DD</sub> , +V <sub>CC</sub> 1, +V <sub>CC</sub> 2	+6.5V
Supply Voltage Differences	±0.1V
GND Voltage Differences	±0.1V
Digital Input Voltage	0.3 to V <sub>DD</sub> + 0.3V
Analog Input Voltage	–0.3 to V <sub>CC</sub> 1, V <sub>CC</sub> 2 + 0.3V
Power Dissipation	
Input Current	±10mA
Operating Temperature Range	–25°C to +85°C
Storage Temperature	–55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C
(reflow, 10s)	+235°C

#### **PACKAGE INFORMATION**

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
PCM3006T	24-Lead TSSOP	350

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

#### PIN ASSIGNMENTS

PIN	NAME	I/O	DESCRIPTION	
1	V <sub>CC</sub> 1	—	ADC Analog Power Supply	
2	V <sub>CC</sub> 1	—	ADC Analog Power Supply	
3	V <sub>IN</sub> R	IN	ADC Analog Input, Rch	
4	V <sub>REF</sub> 1	—	ADC Reference, 1	
5	V <sub>REF</sub> 2	—	ADC Reference, 2	
6	V <sub>IN</sub> L	IN	ADC Analog Input, Lch	
7	PDAD	IN	ADC Power Down, Active LOW <sup>(1, 2)</sup>	
8	PDDA	IN	DAC Power Down, Active LOW <sup>(1, 2)</sup>	
9	SYSCLK	IN	System Clock Input <sup>(2)</sup>	
10	LRCIN	IN	Sample Rate Clock Input (f <sub>S</sub> ) <sup>(2)</sup>	
11	BCKIN	IN	Bit Clock Input <sup>(2)</sup>	
12	DOUT	OUT	Data Output	
13	DGND	—	Digital Ground	
14	V <sub>DD</sub>	—	Digital Power Supply	
15	DIN	IN	Data Input	
16	NC	IN	No Connection	
17	DEM1	IN	De-emphasis Control <sup>(1, 2)</sup>	
18	DEM0	IN	De-emphasis Control 0 <sup>(1, 2)</sup>	
19	V <sub>OUT</sub> L	OUT	DAC Analog Output, Lch	
20	V <sub>OUT</sub> R	OUT	DAC Analog Output, Rch	
21	V <sub>COM</sub>	—	ADC/DAC Common	
22	AGND	-	Analog Ground	
23	NC	_	No Connection	
24	V <sub>CC</sub> 2	—	DAC Analog Power Supply	

NOTES: (1) With 100k $\Omega$  typical internal pull-down resistor. (2) Schmitt-Trigger input.

### ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## TYPICAL PERFORMANCE CURVES ADC SECTION

f<sub>S</sub> (kHz)

At  $T_A = +25^{\circ}C$ ,  $V_{CC} = V_{DD} = 3.0V$ ,  $f_S = 44.1kHz$ ,  $f_{SYSCLK} = 384f_S$ , and  $f_{SIGNAL} = 1kHz$ , unless otherwise noted.






PCM3006

f<sub>S</sub> (kHz)

# TYPICAL PERFORMANCE CURVES DAC SECTION


At  $T_A = +25^{\circ}C$ ,  $V_{CC} = V_{DD} = 3.0V$ ,  $f_S = 44.1kHz$ ,  $f_{SYSCLK} = 384f_S$ , and  $f_{SIGNAL} = 1kHz$ , unless otherwise noted.





### **TYPICAL PERFORMANCE CURVES**


At T<sub>A</sub> = +25°C, V<sub>CC</sub> = V<sub>DD</sub> = 3.0V, f<sub>S</sub> = 44.1kHz, and f<sub>SYSCLK</sub> = 384f<sub>S</sub>, unless otherwise noted.


### ADC DIGITAL FILTER


















### **TYPICAL PERFORMANCE CURVES**

At  $T_A = +25^{\circ}C$ ,  $V_{CC} = V_{DD} = 3.0V$ ,  $f_S = 44.1$ kHz, and  $f_{SYSCLK} = 384f_S$ , unless otherwise noted.

### ANTI-ALIASING FILTER








### **TYPICAL PERFORMANCE CURVES**

At  $T_A$  = +25°C,  $V_{CC}$  =  $V_{DD}$  = 3.0V,  $f_S$  = 44.1kHz, and  $f_{SYSCLK}$  = 384 $f_S$ , unless otherwise noted.

#### DAC DIGITAL FILTER



20k

14512

19999.35

21768


100k

BURR - BROWN®

BB

PCM3006

### **BLOCK DIAGRAM**






FIGURE 1. Analog Front-End (Single-Channel).



### PCM AUDIO INTERFACE

The four-wire digital audio interface for PCM3006 is comprised of: LRCIN (pin 10), BCKIN (pin 11), DIN (pin 15), and DOUT (pin 12). PCM3006 accepts 16-bit Most Significant Bit (MSB) First. Figures 2 and 3 illustrate audio data input/output format and timing.

PCM3006 can accept 32-, 48-, or 64-bit clocks (BCKIN) in one clock of LRCIN.





FIGURE 2. Audio Data Input/Output Format.



11

FIGURE 3. Audio Data Input/Output Timing.

PCM3006

### SYSTEM CLOCK

The system clock for PCM3006 must be either  $256f_s$ ,  $384f_s$  or  $512f_s$ , where  $f_s$  is the audio sampling frequency. The system clock should be provided to SYSCLK (pin 9).

PCM3006 also has a system clock detection circuit which automatically senses if the system clock is operating at  $256f_s$ ,  $384f_s$ , or  $512f_s$ . When  $384f_s$  or  $512f_s$  system clock is used, the clock is divded into  $256f_s$  automatically. The  $256f_s$  clock is used to operate the digital filter and the delta-sigma modulator.

Table I lists the relationship of typical sampling frequencies and system clock frequencies and Figure 4 illustrates the system clock timing.




FIGURE 4. System Clock Timing.

SAMPLING RATE FREQUENCY (kHz)	SYSTEM CLOCK FREQUENCY (MHz)		
	256f <sub>S</sub>	384f <sub>S</sub>	512f <sub>S</sub>
32	8.1920	12.2880	16.3840
44.1	11.2896	16.9340	22.5792
48	12.2880	18.4320	24.5760

TABLE I. System Clock Frequencies.

### RESET

PCM3006 has an internal Power-On Reset circuit, as well as an external forced reset. The internal Power-On Reset initializes (resets) when the supply voltage  $V_{DD} > 2.0V$ (typ). External forced reset occurs when  $\overline{PDAD} = LOW$  or  $\overline{PDDA} = LOW$ . Figure 5 shows the internal Power-On reset timing and Figure 6 shows the external forced reset timing by PDAD or PDDA. During external forced reset, the outputs of the DAC are forced to GND (see Figure 7). The analog outputs are then forced to  $0.5V_{CC}$  during  $t_{DACDLY1}$  (16384/f<sub>S</sub>) after reset removal. The outputs of ADC are also invalid, digital outputs are forced to all zero during  $t_{ADCDLY1}$  (18432/f<sub>S</sub>) after reset removal.




FIGURE 5. Internal Power-On Reset Timing.




FIGURE 6. External Forced Reset Timing.



## SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM

PCM3006 operates with LRCIN synchronized to the system clock. PCM3006 does not require any specific phase relationship between LRCIN and the system clock, but there must be synchronization. If the synchronization between the system clock and LRCIN changes more than 6 bit clocks (BCKIN) during one sample (LRCIN) period because of phase jitter on LRCIN, internal operation of the DAC will stop within  $1/f_s$ , and the analog output will be forced to bipolar zero ( $0.5V_{CC}$ ) until the system clock is re-synchronized to LRCIN followed by  $t_{DACDLY2}$  delay time. Internal operation of the ADC will also stop within  $1/f_S$ , and the digital output codes will be set to bipolar zero until re-synchronization occurs followed by  $t_{ADCDLY2}$  delay time. If LRCIN is synchronized with 5 or less bit clocks to the system clock, operation will be normal. Figures 7 and 8 illustrate the effects on the output when synchronization is lost. Before the outputs are forced to bipolar zero (<1/f\_S seconds), the outputs are not defined and some noise may occur. During the transitions between normal data and undefined states, the output has discontinuities, which will cause output noise.




FIGURE 7. DAC Output and ADC Output for Reset and Power Down.




FIGURE 8. DAC Output and ADC Output for Loss of Synchronization.



### **OPERATIONAL CONTROL**

PCM3006 has hardwire functional control using PDAD (pin 7) and PDDA (pin 8) for Power-Down Control and DEM0 (pin 18) and DEM1 (pin 17) for de-emphasis.

#### PDAD: ADC Power-Down Control (Pin 7)

This pin places the ADC section in the lowest power consumption mode. The ADC operation is stopped by cutting the supply current to the ADC section, and DOUT is fixed to zero during ADC Power-Down Mode enable. Figure 7 illustrates the ADC DOUT response for ADC power-down ON/OFF. This does not affect the DAC operation.

PDAD	POWER-DOWN	
Low	ADC Power-Down Mode Enabled	
High	ADC Power-Down Mode Disabled	

#### PDDA: DAC Power-Down Control (Pin 8)

This pin places the DAC section in the lowest power consumption mode. The DAC operation is stopped by cutting the supply current to the DAC section and  $V_{OUT}$  is fixed to GND during DAC Power-Down Mode enable. Figure 8 illustrates the DAC  $V_{OUT}$  response for DAC Power-Down ON/ OFF. This does not affect the ADC operation.

PDDA	POWER-DOWN		
Low	DAC Power-Down Mode Enabled		
High	DAC Power-Down Mode Disable		

#### DEM1, 0: DAC De-emphasis Control (Pin 17 and Pin 18)

These pins select the de-emphasis mode as shown below:

DEM1	DEM0	
Low	Low	De-emphasis 44.1kHz ON
Low	High	De-emphasis OFF
High	Low	De-emphasis 48kHz ON
High	High	De-emphasis 32kHz ON

### APPLICATION AND LAYOUT CONSIDERATIONS

### POWER SUPPLY BYPASSING

The digital and analog power supply lines to PCM3006 should be bypassed to the corresponding ground pins with both 0.1 $\mu$ F ceramic and 10 $\mu$ F tantalum capacitors as close to the device pins as possible. Although PCM3006 has three power supply lines to optimize dynamic performance, the use of one common power supply is generally recommended to avoid unexpected latch-up or pop noise due to power supply sequencing problems. If separate power supplies are used, back-to-back diodes are recommended to avoid latch-up problems.

#### GROUNDING

In order to optimize the dynamic performance of PCM3006, the analog and digital grounds are not connected internally. The PCM3006 performance is optimized with a single ground plane for all returns. It is recommended to tie all PCM3006 ground pins with low impedance connections to the analog ground plane. PCM3006 should reside entirely over this plane to avoid coupling high frequency digital switching noise into the analog ground plane.

#### **VOLTAGE INPUT PINS**

A tantalum capacitor, between  $1\mu$ F and  $10\mu$ F, is recommended as an AC-coupling capacitor at the inputs. Combined with the  $30k\Omega$  characteristic input impedance, a  $1.0\mu$ F coupling capacitor will establish a 5.3Hz cut-off frequency for blocking DC. The input voltage range can be increased by adding a series resistor on the analog input line. This series resistor, when combined with the  $30k\Omega$  input impedance, creates a voltage divider and enables larger input ranges.

### V<sub>REF</sub> Pins

A 4.7 $\mu$ F to 10 $\mu$ F tantalum capacitor is recommended between V<sub>REF</sub>1, V<sub>REF</sub>2, and AGND to ensure low source impedance for the ADC's references. These capacitors should be located as close as possible to the reference pins to reduce dynamic errors on the ADC reference.

### V<sub>COM</sub> Pin

A  $4.7\mu$ F to  $10\mu$ F tantalum capacitor is recommended between V<sub>COM</sub> and AGND to insure low source impedance of the ADC and DAC common voltage. This capacitor should be located as close as possible to the V<sub>COM</sub> pin to reduce dynamic errors on the DAC common.

### SYSTEM CLOCK

The quality of the system clock can influence dynamic performance of both the ADC and DAC in the PCM3006. The duty cycle and jitter at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCKIN) and a word clock (LCRIN) should also be supplied simultaneously. Failure to supply the audio clocks will result in a power dissipation increase of up to three times normal dissipation and may degrade long term reliability if the maximum power dissipation limit is exceeded.

#### **RST CONTROL**

If the capacitance between  $V_{REF}$  and  $V_{COM}$  exceeds 2.2µF, an external reset control delay time circuit must be used.



### **EXTERNAL MUTE CONTROL**

Click noises are caused by DC level changes at the DAC output. To avoid any click noises going in and out of Power-Down Mode, an External Mute Control is generally required. The recommended control sequence is as follows: External Mute ON, CODEC Power-Down OFF, and then, External Mute OFF.

NOTE: If SYSCLK is stopped when the PCM3006 is in Power-Down Mode, the device is internally reset.

### THEORY OF OPERATION

### ADC SECTION

The PCM3006 ADC consists of two reference circuits, a stereo single-to-differential converter, a fully differential 5th-level delta-sigma modulator, a decimation filter (including digital high pass), and a serial interface circuit. The Block Diagram in this data sheet illustrates the architecture of the ADC section, Figure 1 shows the single-to-differential converter, and Figure 10 illustrates the architecture of the 5-level delta-sigma modulator and transfer functions.




FIGURE 9. Typical Connection Diagram for PCM3006.




FIGURE 10. Simplified 5-Level Delta-Sigma Modulator.



PCM3006



An internal reference circuit with three external capacitors provides all reference voltages which are required by the ADC, which defines the full-scale range for the converter. The internal single-to-differential voltage converter saves the design, space and extra parts needed for external circuitry required by many delta-sigma converters. The internal full-differential signal processing architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal is sampled at 64X oversampling rate, eliminating the need for a sample-andhold circuit, and simplifying anti-alias filtering requirements. The 5-level delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator and a feedback loop consisting of a one-bit DAC. The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The  $64f_S$  one-bit data stream from the modulator is converted to  $1f_S$  16-bit data words by the decimation filter, which also acts as a low pass filter to remove the shaped quantization noise. The DC components are removed by a high pass filter function contained within the decimation filter.

### THEORY OF OPERATION

### DAC SECTION

The delta-sigma DAC section of PCM3006 is based on a 5level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level deltasigma format. A block diagram of the 5-level delta-sigma modulator is shown in Figure 11. This 5-level delta-sigma modulator has the advantage of stability and clock jitter sensitivity over the typical one-bit (2 level) delta-sigma modulator. The combined oversampling rate of the deltasigma modulator and the internal 8X interpolation filter is  $64f_S$  for a  $256f_S$  system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 12.






FIGURE 11. 5-Level  $\Delta\Sigma$  Modulator Block Diagram.




FIGURE 12. Quantization Noise Spectrum.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com