PGA102

## High Speed PROGRAMMABLE GAIN AMPLIFIER

## FEATURES

－DIGITALLY PROGRAMMABLE GAIN： G＝1，10， 100
－LOW GAIN ERROR：0．025\％max
－FAST SETTLING： $2.8 \mu \mathrm{~s}$ to $0.01 \%$
－16－PIN PLASTIC AND CERAMIC DIP

## APPLICATIONS

－DATA ACQUISITION AMPLIFIER
－FIXED－GAIN AMPLIFIER
－AUTOMATIC GAIN SCALING

## DESCRIPTION

The PGA102 is a high speed，digitally programmable－ gain amplifier．CMOS／TTL－compatible inputs select gains of 1,10 or $100 \mathrm{~V} / \mathrm{V}$ ．Each gain has an indepen－ dent input terminal，providing an input multiplexer function．

On－chip metal film gain－set resistors are laser－trimmed to provide excellent gain accuracy．High speed input circuitry allows multiplexing of high speed signals．
The PGA102 is available in 16－pin plastic and ceramic DIP packages．Commercial，industrial and military temperature range models are available．


## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise specified.

| PARAMETER | CONDITIONS | PGA102AG |  |  | PGA102BG, SG |  |  | PGA102KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN Inaccuracy ${ }^{(1)}$ <br> vs Temperature <br> Nonlinearity | $\begin{gathered} R_{L}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \end{gathered}$ |  | $\begin{gathered} \pm 0.007 \\ \pm 0.015 \\ \pm 0.02 \\ \pm 0.4 \\ \pm 2 \\ \pm 7 \\ 0.001 \\ 0.002 \\ 0.003 \end{gathered}$ | $\begin{gathered} \pm 0.02 \\ \pm 0.03 \\ \pm 0.05 \\ \pm 5 \\ \pm 7 \\ \pm 20 \\ 0.003 \\ 0.005 \\ 0.01 \end{gathered}$ |  | $\begin{gathered} \pm 0.003 \\ \pm 0.01 \\ \pm 0.015 \end{gathered}$ | $\begin{gathered} \pm 0.01 \\ \pm 0.02 \\ \pm 0.025 \end{gathered}$ |  | $\pm 9$ | $\begin{aligned} & \pm 0.05 \\ & \pm 0.06 \end{aligned}$ | $\%$ $\%$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of FS $\%$ of FS $\%$ of FS |
| RATED OUTPUT <br> Voltage <br> Current <br> Short Circuit Current <br> Output Resistance <br> Load Capacitance | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V} \end{gathered}$ <br> For Stable Operation | $\begin{gathered} \pm 10 \\ \pm 5 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 10 \\ \pm 25 \\ 0.01 \\ 2000 \end{gathered}$ |  |  |  |  | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| INPUT OFFSET VOLTAGE Initial(2) <br> vs Temperature <br> vs Supply Voltage | $\begin{aligned} & G=1 \\ & G=10 \\ & G=100 \\ & G=1 \\ & G=10 \\ & G=100 \\ & \pm 5<V_{C C}< \pm 18 V \\ & G=1 \\ & G=10 \\ & G=100 \end{aligned}$ |  | $\begin{gathered} \pm 200 \\ \pm 70 \\ \pm 70 \\ \pm 5 \\ \pm 1 \\ \pm 0.5 \\ \\ \pm 30 \\ \pm 8 \\ \pm 8 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 200 \\ \pm 200 \\ \pm 20 \\ \pm 7 \\ \pm 3 \\ \\ \pm 70 \\ \pm 30 \\ \pm 30 \end{gathered}$ |  | $\begin{gathered} \pm 100 \\ \pm 50 \\ \pm 50 \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 250 \\ \pm 100 \\ \pm 100 \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ |  | $\begin{aligned} & \pm 7 \\ & \pm 3 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 1500 \\ \pm 600 \\ \pm 600 \\ \pm 50 \\ \pm 10 \\ \pm 7 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT Initial <br> Over Temperature | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A} \text { MIN }} \text { to } \mathrm{T}_{\mathrm{A} \text { MAX }} \end{gathered}$ |  | $\begin{aligned} & \pm 20 \\ & \pm 25 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 60 \end{aligned}$ |  |  |  |  | * | * | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| ANALOG INPUT CHARACTERISTICS <br> Voltage Range <br> Resistance Capacitance | Linear Operation | $\pm 10$ | $\begin{gathered} \pm 12 \\ 7 \times 10^{8} \\ 4 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{array}{r} \mathrm{V} \\ \Omega \\ \mathrm{pF} \\ \hline \end{array}$ |
| INPUT NOISE <br> Voltage Noise <br> Voltage Noise Density <br> Current Noise <br> Current Noise Density | $\begin{gathered} f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ G=1 \\ G=10 \\ G=100 \\ f_{O}=1 \mathrm{~Hz}, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}, \mathrm{G}=1 \\ \mathrm{G}=100 \\ \mathrm{G}=100 \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ \hline \end{gathered}$ |  | $\begin{gathered} 4.5 \\ 1.5 \\ 0.6 \\ 490 \\ 178 \\ 83 \\ 155 \\ 56 \\ 20 \\ 93 \\ 31 \\ 18 \\ 79 \\ 31 \\ 18 \\ 76 \\ 8.8 \\ 2.8 \\ 0.99 \\ 0.43 \end{gathered}$ |  |  |  |  |  |  |  | $\mu \mathrm{Vp}$-p $\mu \vee p-p$ $\mu \vee p-p$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ pAp-p $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| DYNAMIC RESPONSE <br> $\pm 3 \mathrm{~dB}$ Bandwidth <br> Full Power Bandwidth Slew Rate | $\begin{gathered} \text { Small Signal, } G=1 \\ G=10 \\ G=100 \\ V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \\ V_{\text {OUT }}= \pm 10 \mathrm{~V} \text { Step, } \\ R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | 6 | $\begin{gathered} 1500 \\ 750 \\ 250 \\ 160 \\ \\ 9 \end{gathered}$ |  | * |  |  | * |  |  | kHz <br> kHz <br> kHz <br> kHz <br> V/ $\mu \mathrm{s}$ |

## SPECIFICATIONS (CONT)

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise specified.


* Specification same as AG grade.

NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100 . (2) Offset voltage can be adjusted for any one channel. Adjustment affects temperature drift by approximately $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of offset adjusted. (3) Voltage on the logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly selected gain.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| PGA102AG | 16-Pin Hermetic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PGA102BG | 16-Pin Hermetic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PGA102SG | 16-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| PGA102KP | 16-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| PGA102AG | 16-Pin Hermetic DIP | 109 |
| PGA102BG | 16-Pin Hermetic DIP | 109 |
| PGA102SG | 16-Pin Hermetic DIP | 109 |
| PGA102KP | 16-Pin Plastic DIP | 180 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise noted.







## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the PGA102. Power supplies should be bypassed with $0.1 \mu \mathrm{~F}$ capacitors located close to the device pins.
The inputs for each gain are independent and can be connected to three separate signal sources. Or, for many applications, the three inputs are connected in parallel to form a single input-see Figure 1. Only the input corresponding to the selected gain is active, operating as a non-inverting amplifier. The two inactive inputs behave as open circuits. The input bias current of the inactive inputs is negligible compared to that of the selected input.


FIGURE 1. Basic Circuit Connections.

## DIGITAL INPUTS

Gain is selected by the digital input pins, "X10" and "X100". The threshold of these logic inputs is approximately 1.3 V above the voltage on pin 3. For CMOS or TTL logic signals, connect pin 3 to logic ground. The logic inputs are not latched. Any change logic inputs immediately selects a new gain. Switching time is approximately $1 \mu \mathrm{~s}$. This does not include the time required for the analog output to settle to a new output value (see settling time specifications).
Note that the two logic inputs allow four possible logic states-see Figure 1 for the logic table. A logic " 1 " on both inputs is an invalid code. This will not damage the device, but the analog output voltage will not be predictable while this code is applied.

## OFFSET ADJUSTMENT

The offset voltage of each of the three input stages is lasertrimmed. Many applications require no further adjustment. The optional trim circuit shown in Figure 1 can be used to adjust the offset voltage. This adjustment affects the offset of all three gain channels. Since each gain setting may require a different adjustment of the potentiometer, this requires a compromise. Often, offset voltage of the $\mathrm{G}=100$ channel is the most important, so adjustment can be optimized for this channel only. Alternatively, Figure 2 shows a CMOS switch used to select independent offset adjustment potentiometers for each of the three channels.
Use these offset adjustment techniques only to null the offset voltage of the PGA102. Do not null offset produced by the signal source or other system offsets or this will increase the temperature drift of the PGA102.


FIGURE 2. Independent Offset Adjustment of Channels 1, 2, and 3.

## GAIN ADJUSTMENT

Gain of the PGA102 is accurately laser trimmed and usually requires no further adjustment. The optional circuit in Figure 3 allows independent gain adjustment of the $G=10$ and $G=100$ inputs.

The gain of the $\mathrm{G}=10$ and $\mathrm{G}=100$ inputs can be changed by adding external resistors to the internal feedback network as shown in Figures 4 and 5. The internal gain-set resistors are trimmed for precise ratios, not to exact values. The internal resistor values are within approximately $\pm 30 \%$ of


FIGURE 3. Optional Fine Gain Adjustment.


FIGURE 4. Connections for Higher Gains.
the nominal values shown on the front page diagram. This makes the external resistor values in Figures 4 and 5 subject to variation-especially for gains differing greatly from the initial value.


FIGURE 5. Connections for Lower Gains.


FIGURE 6. High-Speed Instrumentation Amplifier.

