

URL: http://www.princeton.com.tw

MP3 Audio Decoder

T8401供应商

PT8401

Description

The PT8401 is a single chip MPEG audio decoder capable of decoding all layers compressed elementary streams, as specified in MPEG 1 and MPEG 2 ISO standards. With external A/D converter, it can also compress incoming signal by using ADPCM algorithm, therefore it can also playback ADPCM bitstream.

Features

- Supports all the sampling frequency of MPEG1 (32/44.1/48KHz), MPEG2(16/22.05/24KHz) and MPEG2.5
- ?? Serial Bit Stream Input Interface
- ?? I²S/Normal Audio Data Output Format delivered via an Serial Bus
- ?? Power Saving Mode Support
- ?? Supports DAC Master Clock (256*fs / 384*fs for 16 / 24 bit DAC)
- ?? Built-in Tone and Digital Equalizer Control
- ?? Bass Booster Function
- ?? 3D Sound Effect Function
- ?? Pause Function
- ?? Fast Forward Function
- ?? Available in 44-pin Plastic LQFP Package

Applications

- ?? Portable MP3 Player (Flash Memory Type)
- ?? PDA with MP3 Player
- ?? Cellular Phone with MP3 Player
- ?? Hard Disk MP3 Player (IDE Interface)
- ?? CD MP3 Player
- ?? Digital Voice Recorder



MP3 Audio Decoder

PT8401

Block Diagram




Figure 1: PT8401 Block Diagram

Typical Application Diagram




Figure 2: Typical Application Diagram



PT8401

Pin Configuration




Figure 3: PT8401 Pin Configuration



PT8401

Pin Description

| Pin Name | I/O | Description | Pin No. |
|-----------------|-------|---|---------|
| PAVDD | Power | Analog Supply Positive for PLL | 1 |
| PAVSS | Power | Analog Supply Ground for PLL | 2 |
| IICC | I/O | I ² C Clock Line | 3 |
| IICD | I/O | I ² C Data Line | 4 |
| VDD | Power | Digital Supply Positive | 5 |
| CLKI | Ι | Clock Input | 6 |
| Vss | Power | Digital Supply Ground | 7 |
| TE | Ι | Test Enable | 8 |
| /RST | Ι | Reset | 9 |
| PD_REQ | 0 | Parallel Data Request | 10 |
| NC | - | No Connection | 11 |
| GPIO6 | I/O | General Purpose IO 6 | 12 |
| PD_ACK | 0 | Parallel Data Acknowledge Signal | 13 |
| PD_ENA | Ι | Parallel Data Enable Transmission | 14 |
| TEST1 | Ι | Test Pin. It is advisable to connect to Digital Ground | 15 |
| GPIO15/DATA_REQ | I/O | General Purpose IO15 or Data Request | 16 |
| GPIO14 | I/O | General Purpose IO14 | 17 |
| GPIO13 | I/O | General Purpose IO13 | 18 |
| GPIO12/ACKQI2 | I/O | General Purpose IO12 or Second Serial Input Clock | 19 |
| GPIO11/ALRQI2 | I/O | General Purpose IO11 or Second Serial Input Frame Identification | 20 |
| GPIO10/ADQI2 | I/O | General Purpose IO10 or Second Serial Input Data | 21 |
| GPIO9 | I/O | General Purpose IO9 | 22 |
| GPIO8 | I/O | General Purpose IO8 | 23 |
| ADQO | 0 | Serial Output Data | 24 |
| ALRQO | 0 | Serial Output Frame Identification | 25 |
| ACKQO | 0 | Serial Output Clock | 26 |
| GPIO5 | I/O | GPIO5 or Start-Up Configuration | 27 |
| VDD | Power | Digital Supply Positive | 28 |
| Vss | Power | Digital Supply Ground | 29 |
| BD1 | Ι | First Serial Input Data | 30 |
| B_ENA1 | Ι | First Serial Input Frame Identification | 31 |

MP3 Audio Decoder

PT8401

| Pin Name | I/O | Description | Pin No. |
|----------|---------|---|---------|
| BCK1 | Ι | First Serial Input Clock | 32 |
| GPIO4 | I/O | General Purpose IO4 or Start-Up Configuration | 33 |
| GPIO3 | I/O | General Purpose IO3 or Start-Up Configuration | 34 |
| GPIO2 | I/O | General Purpose IO2 or Start-Up Configuration | 35 |
| GPIO1 | I/O | General Purpose IO1 or Start-Up Configuration | 36 |
| GPIO0 | I/O | General Purpose IO0 or Start-Up Configuration | 37 |
| MCLKO | 0 | Master Oversampling Clock Output for DAC | 38 |
| VSS | Power | Digital Supply Ground | 39 |
| PWRDWN_ | Ι | Power Down Control | 40 |
| DSPRDY | 0 | Decoder Operation Ready | 41 |
| PVDD | Power | Digital Supply Positive for PLL | 42 |
| PVSS | Power | Digital Supply Ground for PLL | 43 |
| FILT | Passive | Connect to Capacitor 820pF. | 44 |

Functional Description

System and Interface Description

PT8401 is capable of decoding MPEG audio bitstream through a serial data interface. With proper external A/D converter, it is capable of encoding audio signal by the ADPCM Method. The primary operating mode of PT8401 is divided into three sections: MP3 Decoder, ADPCM Encoder and ADPCM Decoder.

MP3 Decoding Mode: The bitstream input may either be from the first serial bitstream interface or parallel bitstream interface depending on the **SP_SEL** command. After processing, the audio data is outputted through the serial output interface. The controller can get bitstream information through GPIO or I^2C interface even while the process is still in operation.

ADPCM Encoding Mode: By connecting additional A/D to the second serial data interface and by issuing several basic commands like **SetMode** and **AdpcmMode** via I²C or GPIO, PT8401 can start ADPCM encoding, bitstream output through GPIO. Please refer to the Start-up Configuration and GPIO Setting Section for detailed timing diagram.



PT8401

ADPCM Decoding Mode : Same as MP3 Decoding Mode, except that the commands **SetMode** and **AdpcmMode** have to be set to ADPCM Decoding Mode.

The basic operation modes of PT8401 are Stop and Play. After all the necessary commands are set properly (like SP_SEL, PLL setting etc.), PT8401 will enter decoding/encoding process by issuing a **Play** command at address 0x40 through I²C interface.

Besides, the MP3 decoding, PT8401 offers two additional modes, namely: Pause and Fast Forward. The Pause Mode will stop MP3 decoding, wait for the PLAY command set to the other mode. If PLAY=0x01 is issued, PT8401 will resume playing from the broken point. The Fast Forward Mode is achieved with the help of command Fward_Num(number of frame to play) and Skip_Num(number of frame to skip.

Serial Audio Interface

SERIAL OUTPUT INTERFACE

In the serial audio output interface, following signals are generated:

MCLK : Master Clock, configured as 256fs or 384fs according to **MclkSel** command. ADQO: Serial Data Output ACKQO: Bit Clock Output, derived from MCLK ALRQO: Left/Right Channel Word Selection




Figure 4: Serial Audio Output Timing



PT8401

The default output waveform is show in *Figure 4*. Each PCM sample consists of a 2's complement 16-bit MSB-first data and another 16 bits of blank data forming 32 bits data in each channel. ADQO is valid at the rising edge of ACKQO and the last bit of a sample is aligned with the edges of ALRQO. However, PT8401 offers 3-bit, eight combinations to fit different kinds of audio DACs via the start-up configuration or command registers.

Bit 0 : 32/16 bits per sample selection. If 16-bit per sample is selected, each channel contains only 16-bit MSB first data.

| 0 | Left | Right |
|-----|------|-------|
| 1 _ | Left | Right |

Bit 1 : ALRQO Left Channel indicating Low/High selection.

Bit 2 : Delay Selection. When this bit is set, the transition of ALRQO is one clock cycle earlier. This is called I^2S format.

| AI | LRQ0 | Left Channel | | | Right Channel |
|----|------|--------------|----|--------------|---------------|
| 0 | ADQO | 4/3/2/1/0 | {2 | | |
| 1 | | 5/4/3/2/1/0 | | -13/13/13/13 | 5/4/3/2/1/0 |

FIRST SERIAL BITSTREAM INPUT INTERFACE

Serial Bitstream (regardless of whether it is an MPEG audio or ADPCM speech bitstream) comes from this port. The following three signals are needed to make a complete transfer.

BD1: Serial Bitstream Data Input.BCK1: Bit Clock Input.B_ENA1: Serial Data Enable Signal, Active: LowDATA_REQ : Data Request Signal.

MP3 Audio Decoder

PT8401

Microcontroller can transmit bitstream via the following two types of connections. Please refer to the diagram below.




Figure 5: Timing of First Serial Bitstream Input Interface.

The maximum bit rate of MPEG is 448kbps. Basically, the speed of input bitstream clock must be greater than 448KHz. An input bitstream clock of 1MHz is recommended. Since the microcontroller doesn't know when to start the bitstream transmission, the DATA_REQ signal is needed to act as the bitstream transmission indicator. When DATA_REQ is "High", the microcontroller starts another new bitstream packet transmission. If the DATA_REQ is set to "Low", bitstream transmission is terminated. Please refer to *Figure 6*.

DATA REO

Figure 6: Timing of DATA_REQ Signal

SECOND SERIAL DATA INPUT INTERFACE

This port is usually connected with the A/D Converter and is used for speech encoding. The timing of this port is the similar as that of the serial output interface, except that the signals of the Second Serial Data Input Interface are inputs. This port also can connect with various ADCs through the setting in the Start-up Configuration or command register **SetSAI2**. Two bits setting is described below :

Bit 0 : ALRQI2 Left Channel indicating Low/High Selection.

Bit 1 : Delay Selection. When this bit is set, the transition of ALRQI2 is one clock cycle earlier. This is called I^2S format.



PT8401

PARALLEL BITSTREAM INPUT INTERFACE

In addition to the serial interface, the microcontroller can also transmit bitstreams via parallel interface. Parallel Mode is set via the Start-up Configuration or command register **SP_SEL**. Parallel data transmission consists of the following signals:

- 1. PD_REQ : Parallel Data Request. A bundle of data may be requested and this is sent from PT8401.
- 2. PD_ENA : Parallel Data Enable. This means that the data in the data bus is valid. This is sent from microcontroller.
- 3. PD_ACK : Parallel Data Acknowledge. This means that the decoder has received one byte successfully. This is sent from PT8401.
- 4. P_DATA : Parallel Data Bus is GPIO[15:8]. The GPIO15 is MSB and GPIO8 is LSB.

Due to some low speed transmission, the microcontroller may not be fast enough to know that PT8401 has closed communication. Please refer to the example described in Figure 6 wherein during the byte 7 transmission. In this example, PT8401 did not recognize an Acknowledge signal; thus, byte 7 was not transmitted correctly.

In order to avoid instability, it is better not to set **SP_SEL** frequently.




Figure 7 : Parallel Data Transmission Timing



PT8401

PLL

PLL circuit provides two internal clocks, one for DSP and the other for the audio interface. The DSP clock rate is twice that of the external clock while the audio interface clock rate is dependent on the external audio clock. In order to satisfy different frequency settings, the PLL clock is divided into two sets.

PLLSet PLLfraction are used for all frequencies.

The default PLL setting assumes that the input frequency is 16.9344MHz. However, other frequency is acceptable, too. Please refer tables below for more information. If frequency is not on the list, please contact to PTC.

| Register Name | Value |
|---------------|--------|
| PLLSet | 0x3c20 |
| PLLFraction | 0x7f80 |

Table 1. Settings for input frequency 10 MHz.

Table 2. Settings for input frequency 14.318MHz.

| Register Name | Value |
|---------------|--------|
| PLLSet | 0x3b30 |
| PLLFraction | 0x7e88 |

Table 3. Settings for input frequency 14.725MHz.

| Register Name | Value |
|---------------|--------|
| PLLSet | 0x3930 |
| PLLFraction | 0x7ed1 |

MP3 Audio Decoder

PT8401

Table 4. Settings for input frequency 12.288MHz.

| Register Name | Value |
|---------------|--------|
| PLLSet | 0x3b28 |
| PLLFraction | 0x7e5e |

The sampling frequency of ADPCM encoding is controlled by Serial Input Port 2; however, the sampling frequency of ADPCM decoding is controlled via the setting of PLL. The microcontroller has to be set properly to get the right listening results. The default setting for ADPCM decoding assumes that sampling frequency is 8kHz; however, 11.025kHz and 12kHz are selectable, too.

Start-up Configuration and General Purpose IO

PT8401 offers another easy way to configure the basic start-up setting without using the external controller. It is called "Start-up" Configuration. GPIO pins are configured as input pins before RESET. After RESET, those values are latched to be the basic configuration of PT8401. After start-up, the GPIO pins are configured as output pins.

| GPIO | Name | Description |
|------|-------------|--|
| 0 | SetMode | "0" : MPEG Mode |
| | | "1" : ADPCM Mode |
| 1 | AdpcmMode | "0" : Bitstream Decoding |
| | | "1" : Sample Encoding. |
| 2 | SP_SEL | "0" : First Serial Port |
| | | "1" : Parallel Input Port Selection (only in MPEG Decoding). |
| 3 | Set_SAO[0] | Set Serial Output Port. Same as Main Function Selection. |
| 4 | Set_SAO[1] | |
| 5 | Set_SAO[2] | |
| 6 | Set_SAI2[0] | Set Second Serial Input Port. Same as Main Function Selection. |
| 7 | Set_SAI2[1] | |

START-UP CONFIGURATION



PT8401

GPIO PINS DURING MPEG DECODING

| GPIO | Name | Description | | |
|------|---------------|--|--|--|
| 0 | MPEG ID | "0" : MPEG2 | | |
| | | "1": MPEG1 | | |
| 1 | Layer Info | "0" : Layer III. | | |
| | | "1" : Layer I or Layer II. | | |
| 3,2 | Sampling | "00" : 44.1/22.05 kHz | | |
| | Frequency | "01" : 48/24 kHz | | |
| | | "10" : 32/16 kHz | | |
| | | "11" : reserved. | | |
| 4 | FRAME | An indicator for frame sync information. The period between two sync info | | |
| | SYNC_INFO | is less than 72 ms. The controller can treat this pin as a new frame is | | |
| | | decoded or if decoder is dead. Or every time this pin go high, new ancillary | | |
| | | is update and can be download via I ² C interface. | | |
| 5 | CRC ERROR | "0" : no error. | | |
| | | "1" : CRC_error or bitstream error. | | |
| 6 | Half_second | Half second indicator. The period between two high signal is half second | | |
| 15 | Demand Signal | (No effect during parallel mode). | | |
| | | "0": no request. | | |
| | | "1": Ask for bitstream input. | | |

GPIO PINS DURING ADPCM ENCODING

| GPIO | Name | Description |
|------|------------|--|
| 0 | Enc_Dat[0] | LSB, 4-bit data during ADPCM Encoding. |
| 1 | Enc_Dat[1] | |
| 2 | Enc_Dat[2] | |
| 3 | Enc_Dat[3] | MSB |
| 4 | Enc_ENA | "0" : Disable Encoded Data Output |
| | | "1" : Enable Encoded Data Output |

MP3 Audio Decoder

PT8401

SPEECH ADPCM ENCODING TIMING




Figure 8: Speech ADPCM Encoding Timing.

In *Figure 8*, ALRQI2 assumes that the command register **Set_SAI2** bit 0 is"0". If Bit 0 is set to "1", the signal ALRQI2 in *Figure 8* should be inverted.

P²C Microprocessor Interface

PT8401 uses I^2C interface for communication. I^2C communicate with multi devices using only two lines; namely: IICD and IICC. The following control and status registers are accessible via I^2C interface.

- ?? S is a Start Bit (a start condition). Any transmission must start with it.
- Prev_addr is a 7-bit Device Address Identifier. Each device can only have one address. PT8401 is fixed at "0110100b".
- ?? \mathbf{R}/\mathbf{W} issues a read or write operation
- ?? A/A is an Acknowledge Bit. It is performed in the receiver and is used to inform the transmitter that the data is properly received or used to stop data transmission.
- ?? **P** is a Stop Bit. Any sequence must end with it.

The I²C write operation is a word (two-byte) writing mode, as described in Figure 8. Multi-byte write is



PT8401

allowable, but PT8401 only receives it and does nothing. PT8401 is capable of the following read operations: Word Read, Multi-byte Read and Repeat Address Read Modes. In the Repeat Address Read Mode, the last successful transmitted address is read again even if the decoder has not been informed of the address. This mode is usually used for the address 0x00, **FrameCount**, which maybe the most frequently requested address in all command registers. In PT8401, only the command **AncillaryData** is allowed to use the Multi-byte Read Mode. Since <u>A</u>, no acknowledge signal is controlled by the receiver (microcontroller) in the read mode, the microcontroller will receive repeated data after 3^{rd} byte in other command registers in Multi-byte Read Mode.




Figure 9: Read and Write Sequence for I^2C *Protocol.*

POWER DOWN SETTING

To enter the Power Down Mode, Pin 40 (PWRDWN_) must be set to "LOW'. The DSPRDY pin goes to low, this indicates that PT8401 is already been powered down. There are two types of Power Down Modes, namely: Sleep Mode and the Deep Sleep Mode. The Sleep Mode turns off the DSP clock and only preserves PLL clock. The Deep Sleep on the other hand turns off DSP and PLL clock. All the commands that have been previously set will preserved. PT8401's default is the sleep mode. With the command Pwr_Dwn_Reg set to 0x04 before power down, deep sleep is achieved.



PT8401

Command Registers

MAIN FUNCTION COMMAND

| Address | Register Name | Description | Default | R/W |
|---------|---------------|---|---------|-----|
| 0x40 | Play | 0/1: stop/run the current operation mode. After reset, the controller set | 0x0 | R/W |
| | | necessary command, then set this bit to 1 to start decode. | | |
| | | 2: Pause Mode. | | |
| | | 3: Fast Forward Mode. | | |
| | | 4: Second Fast Forward Mode | | |
| | | Note:2,3,4 only work on MPEG Decoding Mode. | | |
| 0x41 | SetMode | 0 : MPEG Decoding Mode. | 0x0 | R/W |
| | | 1 : Start ADPCM Mode. | | |
| | | 2 : PCM bypass from First Serial Port. | | |
| | | 3 : PCM bypass from Second Serial Port. | | |
| 0x42 | ADPCMMode | 0 : ADPCM Decoding Mode | 0x0 | R/W |
| | | 1 : ADPCM Encoding Mode. | | |
| 0x43 | Mute | 1 : Mute all output signals. | 0x0 | R/W |
| 0x44 | Volume | Output Volume Control. The range is between 0 dB and -96dB(0x60). | | R/W |
| 0x45 | SP_SEL | Serial/Parallel Input Selection. | | R/W |
| | | 0 : First Input Serial Port Input is selected. | | |
| | | 1 : Input Parallel Port Input is selected. | | |
| | | Note : After this bit is set, it is better to run Software Reset to prevent | | |
| | | instability. | | |
| 0x46 | Set_SAO | Serial Output Port Mode Setting. | 0x0 | R/W |
| | | Bit 0 0 : 32 bits per sample mode. | | |
| | | 1 : 16 bits per sample mode. | | |
| | | Bit 1 0 : ALRQ Signal. Left is "Low". | | |
| | | 1 : ALRQ Signal. Left is "High". | | |
| | | Bit 2 0 : Relative Timing No Delay to ALRQ. | | |
| | | 1 : Relative Timing One Delay to ALRQ. | | |
| | | Bit 3 0 : Data is Left Alignment. | | |
| | | 1 : Data is Right Alignment | | |

MP3 Audio Decoder

PT8401

| 0x46 | Set_SAO | Bit 5:4 | 00 : ACQO is generated from the Internal Clock.01 : ACQO is generated from the External Clock.10 : MCLKO is generated from the External Clock. | 0x0 | R/W |
|------|----------|---------------------|--|-----|-----|
| 0x47 | Set_SAI2 | Second Ser Bit 0 | l Input Port Mode Setting) : ALRQ Signal. Left is "Low". l : ALRQ Signal. Left is "High". | | R/W |
| | | Bit 1 | 0 : Relative Timing No Delay to ALRQ.1 : Relative Timing One Delay to ALRQ. | | |

| 0x59 | ADPCM_FS_SE | ADPCM Decoding Mode Sampling Frequency Selection. | 0x0 | R/W |
|------|-------------|--|-----|-----|
| | L | 0 : 11.025kHz. | | |
| | | 1 : 12kHz. | | |
| | | 2 : 8kHz | | |
| 0x5a | Soft_Reset | Set to 1 to software reset, but all the command registers keep the setting values. | 0x0 | W |
| 0x5e | Pwr_Dwn_Reg | Power Down Control Register. | 0x0 | W |
| 0x63 | Fward_Num | Fast Foward Mode, number of frame to be play | 0x6 | W |
| 0x64 | Skip_Num | Fast Foward Mode, number of frame to be skip | 0x6 | W |

PLL SETTING COMMAND

| Address | Register Name | Description | Default | R/W |
|---------|---------------|---|---------|-----|
| 0x48 | MclkSel | Master Oversampling Output Clock Selection. | 0x0 | R/W |
| | | "0" : 256fs. | | |
| | | "1" : 384fs. | | |
| 0x4b | PllSet | PLL Control Parameter Setting. | 0x3b28 | R/W |
| 0x4c | PllFraction | 15-bit PLL Fraction Parameter Setting. | 0x7e5e | R/W |



PT8401

TONE AND 3D CONTROL COMMANDS

Tone control is allowable. It ranges up to +-15 dB cut or enhancement for bass and treble filter with step size of 1.5 dB. Although overflow prevention is performed, under the Bass Enhancement Mode, the gain may be reduced so that overflow may be prevented in advance by issuing the **prescale** command. This would generate better listening results.

The cut off frequency for bass filter is about 250Hz for MPEG1, 125Hz for MPEG2. The cut off frequency for treble filter is about 10kHz for MPEG1, 5kHz for MPEG2.

The 3D Mode controls the 3D effect function. Please take note that if the 3D Mode is enabled, the tone and balance controls are disabled.

| Address | Register Name | Description | Default | R/W |
|---------|------------------|---|---------|-----|
| 0x50 | Tone3D | "0" : Enable Tone Control. | 0x0 | R/W |
| | | "1" : Enable 3D Control. | | |
| 0x51 | Bass | "0x1" to "0xa" with step size 1.5dB bass enhancement. | 0x0 | R/W |
| | | Maximum up to 15 dB. | | |
| | | "0xb" to "0x14" with step size 1.5dB bass attenuation | | |
| | | Minimum down to –15 dB | | |
| | | Default is" 0x0", no enhancement. | | |
| 0x52 | Treble | "0x1" to "0xa" with step size 1.5dB treble enhancement. | 0x0 | R/W |
| | | Maximum up to 15 dB. | | |
| | | "0xb" to "0x14" with step size 1.5dB treble attenuation. | | |
| | | Minimum down to –15 dB. | | |
| | | Default is "0x0", no enhancement. | | |
| 0x53 | Prescale | Prescale command to reduce overall gain. Range is between | 0x0 | R/W |
| | | 0dB(0x0) and $-96dB(0x60)$ | | |
| 0x54 | 3D_Effect | Control the Depth of 3D's Effect. Range is between | 0x3 | R/W |
| | | between 0dB(0x0) and -96dB(0x60) | | |

MP3 Audio Decoder

PT8401

BALANCE CONTROL COMMAND

Balance control is implemented through 4 coefficients setting as shown in Figure 9.




Figure 10: Balance Control Relation.

| Address | Register Name | Description | Default | R/W |
|---------|------------------|---|---------|-----|
| 0x55 | Mix_LL | Mix original left channel to output left channel with 0 dB to –96 dB(0x60). Default is 0x0. | 0x0 | R/W |
| 0x56 | Mix_RL | Mix original right channel to output left channel with 0 dB to –96 dB(0x60). Default is 0x60. | 0x60 | R/W |
| 0x57 | Mix_LR | Mix original left channel to output right channel with 0 dB to –96 dB(0x60). Default is 0x60 | 0x60 | R/W |
| 0x58 | Mix_RR | Mix original right channel to output right channel with 0 dB to –96 dB(0x60). Default is 0x0. | 0x0 | R/W |



PT8401

_

STATUS REGISTER COMMANDS

| Address | Register Name | Descr | iption | | | | | | | |
|---------|---|-------|-------------|---|-------------|-------------|---------|-----------|-----|---|
| 0x00 | 00 Frame Count Increase one every frame, but if the following condition happen, it clear to 0. 1.enter stop command , 2.crc check error. 3.bitstream error. | | | | | ear to 0. | 0x0 | R | | |
| 0x01 | MPEG Header | Bit | Item | Description | | | | | 0x0 | R |
| | Info1 | 415 | | Reserved | Reserved | | | | | |
| | | 3 | ID | 1:MPEG1 0:MPEG211 : Layer I10 : Layer II01 : Layer III00 : reserved | | | | | | |
| | | 1:2 | Layer | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | 0 | Protection | 0 : protect | ted by CRC, | , 1 : don't | | | | |
| 0x02 | MPEG Header | Bit | Item | Descripti | ion | - | • | - | 0x0 | R |
| | Info2 | 1215 | Bit Rate | mpeg1 | mpeg1 | mpeg1 | mpeg2 | mpeg2 | | |
| | | | Index(kbps) | layer I | Layer II | layer III | Layer I | Layer II | | |
| | | | | | | | | Layer III | | |

MP3 Audio Decoder

PT8401

| 0000 Free Free Free Free Free 0001 32 32 32 32 32 8 0010 64 48 40 48 16 0011 96 56 48 56 24 0100 128 64 56 64 32 0101 128 64 56 48 40 0101 128 64 80 40 48 0101 128 64 80 40 48 0110 122 96 80 96 48 0111 224 112 96 112 56 1000 256 128 112 128 64 1001 320 192 160 106 96 1011 352 224 192 176 112 1000 384 256 244 192 128 1100 416 320 256 244 144 1101 6r | |
|--|---|
| 001064484048160011965648562401001286456643201011608064804001101929680964801112241129611256100025612811212864100128816012814480101032019216016096101135224419212812811003842562241921281101416320256244144 | |
| 0011965648562401001286456643201011608064804001101929680964801112241129611256100025612811212864100128816012814480101032019216016096101135222419212812811003842562241921281101416320256144144 | |
| 01001286456643201011608064804001101929680964801112241129611256100025612811212864100128816012814480101032019216016096101135222419217611211003842562241921281101416320256244144 | |
| 0101 160 80 64 80 40 0110 192 96 80 96 48 0111 224 112 96 112 56 1000 256 128 112 128 64 1001 288 160 128 144 80 1010 320 192 160 100 96 1011 352 224 192 176 112 1010 384 256 224 192 128 1011 352 224 192 176 112 1100 384 256 224 192 128 1101 416 320 256 224 144 1101 448 384 320 256 160 | |
| 01101929680964801112241129611256100025612811212864100128816012814480101032019216016096101135222419217611211003842562241921281101416320256144144 | |
| 01112241129611256100025612811212864100128816012814480101032019216016096101135222419217611211003842562241921281101416320256244144 | |
| 1000256128112128641001288160128144801010320192160160961011352224192176112110038425622419212811014163202562441441100448384320256160 | |
| 1001288160128144801010320192160160961011352224192176112110038425622419212811014163202562441441110448384320256160 | |
| 1010320192160160961011352224192176112110038425622419212811014163202562241441110448384320256160 | |
| 1011352224192176112110038425622419212811014163202562241441110448384320256160 | |
| 110038425622419212811014163202562241441110448384320256160 | |
| 11014163202562241441110448384320256160 | |
| 1110 448 384 320 256 160 | |
| | ļ |
| 1111 forbidden forbidden forbidden forbidden | |
| | |
| 1011 Sampling MPEG1 MPEG2 | |
| frequency | |
| 00 44.1kHz 22.05kHz | |
| 01 48kHz 24kHz | |
| 10 32kHz 16kHz | |
| 11 reserved reserved | |
| 9 Padding_bit | |
| 8 Private bit | |
| Bit Item Description 0xff R | |
| 67 mode | |
| 00 Stereo | |
| 01 Joint_stereo | |
| 10 Dual_channel | |
| 11 Single_channel | |
| 45 Mode_extension Layer I,II Layer III | |
| mode=joint_stereo Intensity_ Ms_stereo | |
| Stereo | |

MP3 Audio Decoder

PT8401

| | | | - | | | | | | |
|-------|------------------|---------|----------------------|--------------------------------|--------------|------------------|-----|---|--|
| | | | 00 | Subband=4-31 | Off | Off | | | |
| | | | 01 | Subband=8-31 | On | Off | | | |
| | | | 10 | Subband=12-31 | Off | On | | | |
| | | | 11 | Subband=16-31 | On | On | | | |
| | | 3 | copyright | 0:not protected, 1: protected | 1 | | | | |
| | | 2 | original | 0:copy, 1:original | | | | | |
| | | 01 | emphasis | Indicate which type of empl | | | | | |
| | | | 00 | None | | | | | |
| | | | 01 | 50/15 microseconds | | | | | |
| | | | 10 | reserved | | | | | |
| | | | 11 | CCITT J.17 | | | | | |
| 0x03 | NumAncillaryBits | Curren | nt frame contain nu | mber of ancillary bits contain | in current | frame. Update in | 0x0 | R | |
| | | every | frame. | | | | | | |
| 0x04. | AncillaryData | Curren | nt frame's ancillary | data. Update in every frame | e. Maximur | n is 56 bytes. | 0x0 | R | |
| 0x05 | Error Status | Bit 0 : | Set to 1 : indicates | CRC check error. | | | 0x0 | R | |
| | | Bit 1 : | Set to 1 means bits | stream error. The following s | several con | dition may cause | ¢. | | |
| | | error : | | | | | | | |
| | | 1). Inf | ormation in MPEC | header point to "reserved" of | condition.(1 | ayer to "00", | | | |
| | | sampli | ing frequency to "1 | 1"). | | | | | |
| | | 2). Bit | rate index point to | free and forbidden condition | n. | | | | |

Electrical Characteristics

Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Min. | Max. | Unit |
|------------------|-------------------------------|----------|------|------|------|
| V _{SUP} | Digital supply voltage | V_{DD} | 2.7 | 4 | V |
| T _A | Ambient Operating Temperature | | -10 | 85 | ?C |

Recommended Operating Conditions

| | i 0 | | | | | |
|----------------|-------------------|------|------|------|------|------|
| Symbol | Parameter | Pin | Min. | Тур. | Max. | Unit |
| | | Name | | | | |
| T _A | Ambient Operating | | | 25 | | ?C |



PT8401

| | temperature | | | |
|------------------|------------------------|-----------------|-----|---|
| V _{SUP} | Digital supply voltage | V _{DD} | 3.3 | V |

INPUT LEVEL :

| Symbol | Parameter | Pin Name | Min. | Тур. | Max. | Unit | V _{DD} |
|-----------------|-----------------------------|----------------|------|------|------|------|-----------------|
| V _{IH} | Input high | /RST,PD_ENA, | 1.7 | | | V | 2.7 |
| | voltage @ V _{DD} = | PWR_DWN, IICC, | 1.7 | | | | 3.3 |
| | 2.7V ~ 4V | IICD, GPIO | 1.9 | | | | 4.0 |
| V _{IL} | Input low | | | | 0.6 | | 2.7 |
| | voltage @ V _{DD} = | | | | 0.8 | | 3.3 |
| | 2.7V ~ 4V | | | | 1.0 | | 4.0 |

OUTPUT LEVEL :

| Symbol | Parameter | Pin Name | Min. | Тур. | Max. | Unit | V _{DD} |
|-----------------|------------|----------------|----------------------|------|----------------------|------|-----------------|
| V _{OH} | Output | ADQO,ALRQO, | | | V _{DD} -0.1 | V | 2.7 |
| | high | ACKQO,PD_REQ, | | | V _{DD} -0.1 | | 3.3 |
| | voltage | PD_ACK,DSP_RDY | | | V _{DD} -0.1 | | 4.0 |
| V _{OL} | Output low | ADQO,ALRQO, | V _{ss} +0.1 | | | | 2.7 |
| | voltage | ACKQO,PD_REQ, | V _{ss} +0.1 | | | | 3.3 |
| | | PD_ACK,DSP_RDY | V _{ss} +0.1 | | | | 4.0 |

Current consumption

At $T_a = 0$ to 70,

| Symbol | Parameter | Pin Name | Min. | Тур. | Max. | Unit | Test Conditions |
|-----------------|-------------|----------|------|------|------|------|------------------|
| I _{DD} | Current | All | | 85 | | mA | $V_{DD} = 4V$ |
| I _{DD} | consumption | supply | | 64 | | mA | $V_{DD} = 3.3 V$ |
| I _{DD} | | pins | | 45 | | mA | $V_{DD} = 2.7 V$ |

I²C Bus Characteristics

| | Symbol | Parameter | Pin | Min. | Тур. | Max. | Unit | Test Condition |
|--|--------|-----------|-----|------|------|------|------|----------------|
|--|--------|-----------|-----|------|------|------|------|----------------|


MP3 Audio Decoder

PT8401

| | | Name | | | | |
|---------------------|----------------------------------|-------|-----|-----|-----|----------------------------|
| F _{I2C} | I ² C bus frequency | IICC | | 400 | Khz | @CLKI = |
| | | | | | | 8Mhz |
| T_{I2C1} | I ² C start condition | IICC, | 250 | | ns | @CLKI = |
| | setup time | IICD | | | | 8Mhz |
| T _{I2C2} | I ² C stop condition | IICC, | 250 | | ns | @CLKI = |
| | setup time | IICD | | | | 8Mhz |
| T _{I2C3} | I ² C Clock low pulse | IICC | 600 | | ns | @CLKI = |
| | time | | | | | 8Mhz |
| T _{I2C4} | I ² C Clock high | IICC | 600 | | ns | @CLKI = |
| | pulse time | | | | | 8Mhz |
| T _{I2C5} | I ² C data hold time | IICC | 80 | | ns | @CLKI = |
| | before rising edge | | | | | 8Mhz |
| | of clock | | | | | |
| T_{I2C6} | I ² C data hold time | IICC | 80 | | ns | @CLKI = |
| | after falling edge of | | | | | 8Mhz |
| | clock | | | | | |
| T _{I2COL1} | I ² C data output | IICC, | 30 | | ns | @CLKI = |
| | hold time after | IICD | | | | 8Mhz, |
| | falling edge of clock | | | | | $F_{I2C} = 400 \text{Khz}$ |
| T _{I2COL2} | I ² C data output | IICC, | 0 | | ns | @CLKI = |
| | setup time before | IICD | | | | 8Mhz |
| | rising edge of clock | | | | | |

MP3 Audio Decoder

PT8401




I²S Characteristics - Serial input

| Symbol | Parameter | Pin Name | Min | Тур. | Max. | Unit | Test Conditions |
|--------------------|------------------------------|----------|-----|------|------|------|-----------------|
| t _{BCK} | I ² S clock input | BCK1 | | | | ns | |
| | clockperiod | | | | | | |
| t _{BDSTP} | I ² S data setup | BCK1, | 10 | | 3 | ns | @ CLKI = |
| | time before | BD1 | | | | | 16.9344MHz, |
| | falling edge | | | | | | 44.1Khz/Stereo, |
| | clock | | | | | | 32 bits |
| t _{BDHD} | I ² S data hold | BCK1, | 10 | | 3 | ns | |
| | time after falling | BD1 | | | | | |
| | edge of clock | | | | | | |

MP3 Audio Decoder

PT8401




I²S Characteristics - Serial output

| Symbol | Parameter | Pin Name | Min | Тур. | Max. | Unit | Test Conditions |
|------------------|-------------------------------|----------|-----|------|------|------|-----------------|
| t _{ACK} | I ² S clock output | ACKQO | | 354 | | ns | @ CLKI = |
| | frequency | | | | | | 16.9344MHz, |
| | | | | | | | 44.1Khz/Stereo, |
| | | | | | | | 32 bits |
| t _{ALR} | I ² S worst strobe | ACKQO, | 1 | | 3 | ns | |
| | hold time after | ALRQO | | | | | |
| | falling edge of | | | | | | |
| | clock | | | | | | |
| t _{ADQ} | I ² S data hold | ACKQO, | 1 | | 3 | ns | |
| | time after falling | ADQO | | | | | |
| | edge of clock | | | | | | |

MP3 Audio Decoder

PT8401



Firmware Characteristics

| Symbol | Parameter | Pin | Min | Тур. | Max. | Unit | Test Conditions |
|----------------------|--------------------|------|-----|------|------|------|-----------------|
| | | Name | | | | | |
| Synchronizatio | on Times | | | | | | |
| t _{mpgsync} | Synchronization on | | | 24 | 72 | ms | MPEG1 layer 3, |
| | MPEG bitstreams | | | | | | 44.1Khz, |
| | | | | | | | 128Kbits/sec |


Order Information

| Valid Part Number | Package Type |
|-------------------|-----------------------|
| PT8401 | 44-pins, LQFP Package |



PT8401

Application Circuit





PT8401

Package Information

44 -Pin, LQFP Package (Body Size: 10x10 mm, Pitch: 0.80mm, THK Body: 1.40mm)

