
# INTEGRATED CIRCUITS



Product specification Supersedes data of 2003 Jan 03 2004 Jul 22



#### **Product specification**

# Multistandard video decoder with adaptive comb filter and component video input

CONTEN	TS	10	BOUNDARY SCAN TEST
1	FEATURES	10.1 10.2	Initialization of boundary scan circuit Device identification codes
1.1	Video acquisition/clock	11	LIMITING VALUES
1.2 1.3	Video decoder Component video processing	12	THERMAL CHARACTERISTICS
1.4	Video scaler	13	CHARACTERISTICS
1.5	Vertical Blanking Interval (VBI) data decoder and slicer	14	APPLICATION INFORMATION
1.6	Audio clock generation	15	I <sup>2</sup> C-BUS DESCRIPTION
1.7	Digital I/O interfaces	15.1	I <sup>2</sup> C-bus format
1.8	Miscellaneous	15.2	I <sup>2</sup> C-bus details
2	APPLICATIONS	15.3	Programming register RGB/Y-P <sub>B</sub> -P <sub>R</sub>
3	GENERAL DESCRIPTION	15.4	component input processing Interrupt mask registers
4	QUICK REFERENCE DATA	15.5	Programming register audio clock generation
5	ORDERING INFORMATION	15.6	Programming register VBI data slicer
6	BLOCK DIAGRAM	15.7	Programming register interfaces and scaler part
7	PINNING	16	PROGRAMMING START SET-UP
8	FUNCTIONAL DESCRIPTION	16.1	Decoder part
8.1	Decoder	16.2	Component video part and interrupt mask
8.2	Component video processing	16.3	Audio clock generation part
8.3	Decoder output formatter	16.4	Data slicer and data type control part
8.4 9.5	Scaler	16.5	Scaler and interfaces
8.5	VBI data decoder and capture (subaddresses 40H to 7FH)	17	PACKAGE OUTLINES
8.6	Image port output formatter	18	SOLDERING
	(subaddresses 84H to 87H)	18.1	Introduction to soldering surface mount
8.7	Audio clock generation		packages
•	(subaddresses 30H to 3FH)	18.2 18.3	Reflow soldering Wave soldering
9	INPUT/OUTPUT INTERFACES AND PORTS	18.4	Manual soldering
9.1	Analog terminals	18.5	Suitability of surface mount IC packages for
9.2 9.3	Audio clock signals Clock and real-time synchronization signals		wave and reflow soldering methods
9.3 9.4	Interrupt handling	19	DATA SHEET STATUS
9.5	Video expansion port (X port)	20	DEFINITIONS
9.6	Image port (I port)	21	DISCLAIMERS
9.7	Host port for 16-bit extension of video data I/O	22	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS
9.8	(H port) Basic input and output timing diagrams I port and X port		

# Multistandard video decoder with adaptive comb filter and component video input

#### **1 FEATURES**

#### 1.1 Video acquisition/clock

- Up to sixteen analog CVBS, split as desired (all of the CVBS inputs optionally can be used to convert e.g. Vestigial Side Band (VSB) signals)
- Up to eight analog Y + C inputs, split as desired
- Up to four analog component inputs, with embedded or separate sync, split as desired
- Four on-chip anti-aliasing filters in front of the Analog-to-Digital Converters (ADCs)
- Automatic Clamp Control (ACC) for CVBS, Y and C (or VSB) and component signals
- Switchable white peak control
- Four 9-bit low noise CMOS ADCs running at twice the oversampling rate (27 MHz)
- Fully programmable static gain or Automatic Gain Control (AGC), matching to the particular signal properties
- On-chip line-locked clock generation in accordance with "ITU 601"
- Requires only one crystal (32.11 or 24.576 MHz) for all standards
- Horizontal and vertical sync detection.

#### 1.2 Video decoder

- Digital PLL for synchronization and clock generation from all standards and non-standard video sources e.g. consumer grade VTR
- · Automatic detection of any supported colour standard
- Luminance and chrominance signal processing for PAL B, G, D, H, I and N, combination PAL N, PAL M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM
- Adaptive 2/4-line comb filter for two dimensional chrominance/luminance separation, also with VTR signals
  - Increased luminance and chrominance bandwidth for all PAL and NTSC standards
- Reduced cross colour and cross luminance artefacts
- PAL delay line for correcting PAL phase errors
- Brightness Contrast Saturation (BCS) adjustment, separately for composite and baseband signals
- User programmable sharpness control
- Detection of copy-protected signals according to the Macrovision<sup>®(1)</sup> standard, indicating level of protection



• Independent gain and offset adjustment for raw data path.

#### 1.3 Component video processing

- RGB component inputs
- Y-P<sub>B</sub>-P<sub>R</sub> component inputs
- Fast blanking between CVBS and synchronous component inputs
- Digital RGB to Y-C<sub>B</sub>-C<sub>R</sub> matrix.

#### 1.4 Video scaler

- Horizontal and vertical downscaling and upscaling to randomly sized windows
- Horizontal and vertical scaling range: variable zoom to <sup>1</sup>/<sub>64</sub> (icon) (it should be noted that the H and V zoom are restricted by the transfer data rates)
- Anti-alias and accumulating filter for horizontal scaling
- Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing (6-bit phase accuracy)
- Horizontal phase correct up and downscaling for improved signal quality of scaled data, especially for compression and video phone applications, with 6-bit phase accuracy (1.2 ns step width)
- Two independent programming sets for scaler part, to define two 'ranges' per field or sequences over frames
- Fieldwise switching between decoder part and expansion port (X port) input
- Brightness, contrast and saturation controls for scaled outputs.

#### 1.5 Vertical Blanking Interval (VBI) data decoder and slicer

 Versatile VBI data decoder, slicer, clock regeneration and byte synchronization e.g. for World Standard Teletext (WST), North American Broadcast Text System (NABTS), closed caption, Wide Screen Signalling (WSS), etc.

<sup>(1)</sup> Macrovision® is a registered trademark of the Macrovision Corporation.

# Multistandard video decoder with adaptive comb filter and component video input

#### 1.6 Audio clock generation

- Generation of a field-locked audio master clock to support a constant number of audio clocks per video field
- Generation of an audio serial and left/right (channel) clock signal.

#### 1.7 Digital I/O interfaces

- Real-time signal port (R port), inclusive continuous line-locked reference clock and real-time status information supporting RTC level 3.1 (refer to document *"RTC Functional Specification"* for details)
- Bidirectional expansion port (X port) with half duplex functionality (D1), 8-bit Y-C<sub>B</sub>-C<sub>R</sub>:
  - Output from decoder part, real-time and unscaled
  - Input to scaler part, e.g. video from MPEG decoder (extension to 16-bit possible)
- Video image port (I port) configurable for 8-bit data (extension to 16-bit possible) in master mode (own clock), or slave mode (external clock), with auxiliary timing and handshake signals
- Discontinuous data streams supported
- 32-word × 4-byte FIFO register for video output data
- 28-word × 4-byte FIFO register for decoded VBI data output
- Scaled 4 : 2 : 2, 4 : 1 : 1, 4 : 2 : 0, 4 : 1 : 0 Y-C\_B-C\_R output
- Scaled 8-bit luminance only and raw CVBS data output
- Sliced, decoded VBI data output.

#### 1.8 Miscellaneous

- Power-on control
- 5 V tolerant digital inputs and I/O ports
- Software controlled power saving standby modes supported
- Programming via serial I<sup>2</sup>C-bus, full read back ability by an external controller, bit rate up to 400 kbit/s
- Boundary scan test circuit complies with the "IEEE Std. 1149.b1 1994".

#### 2 APPLICATIONS

- PC-video capture and editing
- Personal video recorders (time shifting)
- Cable, terrestrial, and satellite set-top boxes
- Internet terminals
- Flat-panel monitors
- DVD recordable players
- AV-ready hard-disk drivers
- Digital televisions/scan conversion
- Video surveillance/security
- Video editing/post production
- Video phones
- Video projectors
- Digital VCRs.

#### **3 GENERAL DESCRIPTION**

The SAF7118 is a video capture device for applications at the image port of VGA controllers.

Philips X-VIP is a new multistandard comb filter video decoder chip with additional component processing, providing high quality, optionally scaled, video.

The SAF7118 is a combination of a four-channel analog preprocessing circuit including source selection, anti-aliasing filter and ADC with succeeding decimation filters from 27 to 13.5 MHz data rate. Each preprocessing channel comes with an automatic clamp and gain control. The SAF7118 combines a Clock Generation Circuit (CGC), a digital multistandard decoder containing two-dimensional chrominance/luminance separation by an adaptive comb filter and a high performance scaler, including variable horizontal and vertical up and downscaling and a brightness, contrast and saturation control circuit.

It is a highly integrated circuit for desktop video and similar applications. The decoder is based on the principle of line-locked clock decoding and is able to decode the colour of PAL, SECAM and NTSC signals into ITU 601 compatible colour component values. The SAF7118 accepts CVBS or S-video (Y/C) as analog inputs from TV or VCR sources, including weak and distorted signals as well as baseband component signals Y-P<sub>B</sub>-P<sub>R</sub> or RGB. An expansion port (X port) for digital video (bidirectional half duplex, D1 compatible) is also supported to connect to MPEG or a video phone codec. At the so called image port (I port) the SAF7118 supports 8 or 16-bit wide output data with auxiliary reference data for interfacing to VGA controllers.

The target application for the SAF7118 is to capture and scale video images, to be provided as a digital video stream through the image port of a VGA controller, for capture to system memory, or just to provide digital baseband video to any picture improvement processing.

The SAF7118 also provides a means for capturing the serially coded data in the vertical blanking interval (VBI data). Two principal functions are available:

- 1. To capture raw video samples, after interpolation to the required output data rate, via the scaler
- 2. A versatile data slicer (data recovery) unit.

The SAF7118 also incorporates field-locked audio clock generation. This function ensures that there is always the same number of audio samples associated with a field, or a set of fields. This prevents the loss of synchronization between video and audio during capture or playback.

All of the ADCs may be used to digitize a VSB signal for subsequent decoding; a dedicated output port and a selectable VSB clock input is provided.

The circuit is I<sup>2</sup>C-bus controlled (full write/read capability for all programming registers, bit rate up to 400 kbit/s).

#### 4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage		3.0	3.3	3.6	V
V <sub>DDD(C)</sub>	digital core supply voltage		3.0	3.3	3.6	V
V <sub>DDA</sub>	analog supply voltage		3.1	3.3	3.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
P <sub>A+D</sub>	analog and digital power dissipation	note 1	-	1.1	1.35	W

#### Note

1. Power dissipation is measured in component mode (four ADCs active) and 8-bit image port output mode, expansion port is 3-stated.

#### 5 ORDERING INFORMATION

TYPE	PACKAGE						
NUMBER	NAME DESCRIPTION						
SAF7118EH	HBGA156	plastic thermal enhanced ball grid array package; 156 balls; body $15 \times 15 \times 1.15$ mm; heatsink	SOT807-1				
SAF7118H	QFP160	plastic quad flat package; 160 leads (lead length 1.6 mm); body $28 \times 28 \times 3.4$ mm; high stand-off height	SOT322-2				


Philips Semiconductors

# Product specification

# Multistandard video decoder with adaptive comb filter and component video input

# SAF7118

# 6 BLOCK DIAGRAM



ი

2004 Jul 22

\_

## SAF7118

#### 7 PINNING

	F	PIN			
SYMBOL	QFP160	HBGA156	TYPE <sup>(1)</sup>	DESCRIPTION	
DNC6	1	B2	0	do not connect, reserved for future extensions and for testing	
AI41	2	B1	I	analog input 41	
AGND	3	C2	Р	analog ground	
V <sub>SSA4</sub>	4	C1	Р	ground for analog inputs Al4x	
AI42	5	D2	I	analog input 42	
AI4D	6	D3	I	differential input for ADC channel 4 (pins Al41 to Al44)	
Al43	7	D1	I	analog input 43	
V <sub>DDA4</sub>	8	D4	Р	analog supply voltage for analog inputs AI4x (3.3 V)	
V <sub>DDA4A</sub>	9	E2	Р	analog supply voltage for analog inputs Al4x (3.3 V)	
Al44	10	E1	I	analog input 44	
AI31	11	E3	I	analog input 31	
V <sub>SSA3</sub>	12	E4	Р	ground for analog inputs AI3x	
AI32	13	F2	I	analog input 32	
AI3D	14	F1	I/O	differential input for ADC channel 3 (pins AI31 to AI34)	
AI33	15	F3	I	analog input 33	
V <sub>DDA3</sub>	16	F4	Р	analog supply voltage for analog inputs AI3x (3.3 V)	
V <sub>DDA3A</sub>	17	G2	Р	analog supply voltage for analog inputs Al3x (3.3 V)	
AI34	18	G1	I	analog input 34	
AI21	19	G4	I	analog input 21	
V <sub>SSA2</sub>	20	H3	Р	ground for analog inputs AI2x	
AI22	21	G3	I	analog input 22	
AI2D	22	H1	I	differential input for ADC channel 2 (pins AI24 to AI21)	
AI23	23	H2	I	analog input 23	
V <sub>DDA2</sub>	24	H4	Р	analog supply voltage for analog inputs AI2x (3.3 V)	
V <sub>DDA2A</sub>	25	J1	Р	analog supply voltage for analog inputs AI2x (3.3 V)	
AI24	26	J3	I	analog input 24	
AI11	27	J2	I	analog input 11	
V <sub>SSA1</sub>	28	J4	Р	ground for analog inputs AI1x	
Al12	29	K1	I	analog input 12	
AI1D	30	K3	I	differential input for ADC channel 1 (pins AI14 to AI11)	
AI13	31	K2	I	analog input 13	
V <sub>DDA1</sub>	32	K4	Р	analog supply voltage for analog inputs AI1x (3.3 V)	
V <sub>DDA1A</sub>	33	L1	Р	analog supply voltage for analog inputs AI1x (3.3 V)	
Al14	34	L3	I	analog input 14	
AGNDA	35	L2	Р	analog signal ground	
AOUT	36	M1	0	analog test output (do not connect)	
V <sub>DDA0</sub>	37	M3	Р	analog supply voltage (3.3 V) for internal clock generation circuit	
V <sub>SSA0</sub>	38	M2	Р	ground for internal Clock Generation Circuit (CGC)	

	F	PIN		
SYMBOL	QFP160	HBGA156	TYPE <sup>(1)</sup>	DESCRIPTION
DNC13	39	N1	NC	do not connect, reserved for future extensions and for testing
DNC14	40	N2	l/pu	do not connect, reserved for future extensions and for testing
DNC18	41	P2	I/O	do not connect, reserved for future extensions and for testing
DNC15	42	N3	l/pd	do not connect, reserved for future extensions and for testing
EXMCLR	43	P3	l/pd	external mode clear (with internal pull-down)
CE	44	N4	l/pu	chip enable or reset input (with internal pull-up)
V <sub>DDD1</sub>	45	M4	P	digital supply voltage 1 (peripheral cells)
LLC	46	P4	0	line-locked system clock output (27 MHz nominal)
V <sub>SSD1</sub>	47	L4	Р	digital ground 1 (peripheral cells)
LLC2	48	N5	0	line-locked <sup>1</sup> / <sub>2</sub> clock output (13.5 MHz nominal)
RES	49	P5	0	reset output (active LOW)
V <sub>DDD2</sub>	50	M5	Р	digital supply voltage 2 (core)
V <sub>SSD2</sub>	51	L5	Р	digital ground 2 (core; substrate connection)
CLKEXT	52	N6	I	external clock input intended for analog-to-digital conversion of VSB signals (36 MHz)
ADP8	53	P6	0	MSB of direct analog-to-digital converted output data (VSB)
ADP7	54	M6	0	MSB – 1 of direct analog-to-digital converted output data (VSB)
ADP6	55	L6	0	MSB – 2 of direct analog-to-digital converted output data (VSB)
ADP5	56	N7	0	MSB – 3 of direct analog-to-digital converted output data (VSB)
ADP4	57	P7	0	MSB – 4 of direct analog-to-digital converted output data (VSB)
ADP3	58	L7	0	MSB – 5 of direct analog-to-digital converted output data (VSB)
V <sub>DDD3</sub>	59	M8	Р	digital supply voltage 3 (peripheral cells)
ADP2	60	M7	0	MSB – 6 of direct analog-to-digital converted output data (VSB)
ADP1	61	P8	0	MSB – 7 of direct analog-to-digital converted output data (VSB)
ADP0	62	N8	0	LSB of direct analog-to-digital converted output data (VSB)
V <sub>SSD3</sub>	63	L8	Р	digital ground 3 (peripheral cells)
INT_A	64	P9	O/od	I <sup>2</sup> C-bus interrupt flag (LOW if any enabled status bit has changed)
V <sub>DDD4</sub>	65	M9	Р	digital supply voltage 4 (core)
SCL	66	N9	I	serial clock input (I <sup>2</sup> C-bus)
V <sub>SSD4</sub>	67	L9	Р	digital ground 4 (core)
SDA	68	P10	I/O/od	serial data input/output (I <sup>2</sup> C-bus)
RTS0	69	M10	0	real-time status or sync information, controlled by subaddresses 11H and 12H
RTS1	70	N10	0	real-time status or sync information, controlled by subaddresses 11H and 12H
RTCO	71	L10	O/st/pd	real-time control output; contains information about actual system clock frequency, field rate, odd/even sequence, decoder status, subcarrier frequency and phase and PAL sequence (see document <i>"RTC Functional Description"</i> , available on request); the RTCO pin is enabled via I <sup>2</sup> C-bus bit RTCE; see notes 5, 6 and Table 36
AMCLK	72	P11	0	audio master clock output, up to 50% of crystal clock

	F	PIN	()	
SYMBOL	QFP160	HBGA156	TYPE <sup>(1)</sup>	DESCRIPTION
V <sub>DDD5</sub>	73	M11	Р	digital supply voltage 5 (peripheral cells)
ASCLK	74	N11	0	audio serial clock output
ALRCLK	75	P12	O/st/pd	audio left/right clock output; can be strapped to supply via a 3.3 k $\Omega$ resistor to indicate that the default 24.576 MHz crystal (ALRCLK = 0; internal pull-down) has been replaced by a 32.110 MHz crystal (ALRCLK = 1); notes 5 and 7
AMXCLK	76	M12	Ι	audio master external clock input
ITRDY	77	N12	l/pu	target ready input for image port data
DNC0	78	P13	l/pu	do not connect, reserved for future extensions and for testing: scan input
DNC16	79	N13	NC	do not connect, reserved for future extensions and for testing
DNC17	80	N14	NC	do not connect, reserved for future extensions and for testing
DNC19	81	_	NC	do not connect, reserved for future extensions and for testing
DNC20	82	_	NC	do not connect, reserved for future extensions and for testing
FSW	83	M13	l/pd	fast switch (blanking) with internal pull-down inserts component inputs into CVBS signal
ICLK	84	M14	I/O	clock output signal for image port, or optional asynchronous back-end clock input
IDQ	85	L13	0	output data qualifier for image port (optional: gated clock output)
ITRI	86	L12	I/(O)	image port output control signal, affects all input port pins inclusive ICLK, enable and active polarity is under software control (bits IPE in subaddress 87H); output path used for testing: scan output
IGP0	87	L14	0	general purpose output signal 0; image port (controlled by subaddresses 84H and 85H)
V <sub>SSD5</sub>	88	L11	Р	digital ground 5 (peripheral cells)
IGP1	89	K13	0	general purpose output signal 1; image port (controlled by subaddresses 84H and 85H)
IGPV	90	K14	0	multi purpose vertical reference output signal; image port (controlled by subaddresses 84H and 85H)
IGPH	91	K12	0	multi purpose horizontal reference output signal; image port (controlled by subaddresses 84H and 85H)
IPD7	92	K11	0	MSB of image port data output
IPD6	93	J13	0	MSB – 1 of image port data output
IPD5	94	J14	0	MSB – 2 of image port data output
V <sub>DDD6</sub>	95	J12	Р	digital supply voltage 6 (core)
V <sub>SSD6</sub>	96	J11	Р	digital ground 6 (core)
IPD4	97	H13	0	MSB – 3 of image port data output
IPD3	98	H14	0	MSB – 4 of image port data output
IPD2	99	H11	0	MSB – 5 of image port data output
IPD1	100	G12	0	MSB – 6 of image port data output
V <sub>DDD7</sub>	101	H12	Р	digital supply voltage 7 (peripheral cells)
IPD0	102	G14	0	LSB of image port data output


	F	PIN		
SYMBOL	QFP160	HBGA156	TYPE <sup>(1)</sup>	DESCRIPTION
HPD7	103	G13	I/O	MSB of host port data I/O, extended $C_B$ - $C_R$ input for expansion port, extended $C_B$ - $C_R$ output for image port
V <sub>SSD7</sub>	104	G11	Р	digital ground 7 (peripheral cells)
HPD6	105	F14	I/O	$\label{eq:msb} \begin{split} MSB-1 \mbox{ of host port data I/O, extended } C_B\text{-}C_R \mbox{ input for expansion port,} \\ extended $C_B\text{-}C_R$ output for image port } \end{split}$
V <sub>DDD8</sub>	106	F12	Р	digital supply voltage 8 (core)
HPD5	107	F13	I/O	$MSB-2$ of host port data I/O, extended $C_B\text{-}C_R$ input for expansion port, extended $C_B\text{-}C_R$ output for image port
V <sub>SSD8</sub>	108	F11	Р	digital ground 8 (core)
HPD4	109	E14	I/O	MSB – 3 of host port data I/O, extended $C_B$ - $C_R$ input for expansion port, extended $C_B$ - $C_R$ output for image port
HPD3	110	E12	I/O	$\label{eq:msb} \begin{array}{l} MSB-4 \text{ of host port data I/O, extended } C_B\text{-}C_R \text{ input for expansion port,} \\ extended $C_B\text{-}C_R$ output for image port } \end{array}$
HPD2	111	E13	I/O	MSB – 5 of host port data I/O, extended $C_B$ - $C_R$ input for expansion port, extended $C_B$ - $C_R$ output for image port
HPD1	112	E11	I/O	MSB – 6 of host port data I/O, extended $C_B$ - $C_R$ input for expansion port, extended $C_B$ - $C_R$ output for image port
HPD0	113	D14	I/O	LSB of host port data I/O, extended $C_B$ - $C_R$ input for expansion port, extended $C_B$ - $C_R$ output for image port
V <sub>DDD9</sub>	114	D12	Р	digital supply voltage 9 (peripheral cells)
DNC1	115	D13	l/pu	do not connect, reserved for future extensions and for testing: scan input
DNC2	116	C14	l/pu	do not connect, reserved for future extensions and for testing: scan input
DNC7	117	B13	NC	do not connect, reserved for future extensions and for testing
DNC8	118	B14	NC	do not connect, reserved for future extensions and for testing
DNC11	119	C12	NC	do not connect, reserved for future extensions and for testing
DNC12	120	C13	NC	do not connect, reserved for future extensions and for testing
DNC21	121	_	NC	do not connect, reserved for future extensions and for testing
DNC22	122	_	NC	do not connect, reserved for future extensions and for testing
DNC3	123	A13	l/pu	do not connect, reserved for future extensions and for testing: scan input
DNC4	124	B12	0	do not connect, reserved for future extensions and for testing: scan output
DNC5	125	A12	l/pu	do not connect, reserved for future extensions and for testing: scan input
XTRI	126	B11	Ι	X port output control signal, affects all X port pins (XPD7 to XPD0, XRH, XRV, XDQ and XCLK), enable and active polarity is under software control (bits XPE in subaddress 83H)
XPD7	127	C11	I/O	MSB of expansion port data
XPD6	128	A11	I/O	MSB – 1 of expansion port data
V <sub>SSD9</sub>	129	D11	Р	digital ground 9 (peripheral cells)
XPD5	130	B10	I/O	MSB – 2 of expansion port data
XPD4	131	A10	I/O	MSB – 3 of expansion port data
V <sub>DDD10</sub>	132	C10	Р	digital supply voltage 10 (core)
V <sub>SSD10</sub>	133	D10	Р	digital ground 10 (core)

0/450	F	PIN		DECODIDITION			
SYMBOL	QFP160	HBGA156	TYPE <sup>(1)</sup>	DESCRIPTION			
XPD3	134	B9	I/O	MSB – 4 of expansion port data			
XPD2	135	A9	I/O	MSB – 5 of expansion port data			
V <sub>DDD11</sub>	136	C9	Р	digital supply voltage 11 (peripheral cells)			
V <sub>SSD11</sub>	137	D9	Р	digital ground 11 (peripheral cells)			
XPD1	138	B8	I/O	MSB – 6 of expansion port data			
XPD0	139	A8	I/O	LSB of expansion port data			
XRV	140	D8	I/O	vertical reference I/O expansion port			
XRH	141	C7	I/O	horizontal reference I/O expansion port			
V <sub>DDD12</sub>	142	C8	Р	digital supply voltage 12 (core)			
XCLK	143	A7	I/O	clock I/O expansion port			
XDQ	144	B7	I/O	data qualifier for expansion port			
V <sub>SSD12</sub>	145	D7	Р	digital ground 12 (core)			
XRDY	146	A6	0	task flag or ready signal from scaler, controlled by XRQT			
TRST	147	C6	l/pu	test reset input (active LOW), for boundary scan test (with internal pull-up); notes 2, 3 and 4			
ТСК	148	B6	l/pu	test clock for boundary scan test; note 2			
TMS	149	D6	l/pu	test mode select input for boundary scan test or scan test; note 2			
TDO	150	A5	0	test data output for boundary scan test; note 2			
V <sub>DDD13</sub>	151	C5	Р	digital supply voltage 13 (peripheral cells)			
TDI	152	B5	l/pu	test data input for boundary scan test; note 2			
V <sub>SSD13</sub>	153	D5	Р	digital ground 13 (peripheral cells)			
V <sub>SS(xtal)</sub>	154	A4	Р	ground for crystal oscillator			
XTALI	155	B4	I	input terminal for 24.576 MHz (32.11 MHz) crystal oscillator or connection of external oscillator with TTL compatible square wave clock signal			
XTALO	156	A3	0	24.576 MHz (32.11 MHz) crystal oscillator output; not connected if TTL clock input of XTALI is used			
V <sub>DD(xtal)</sub>	157	B3	Р	supply voltage for crystal oscillator			
XTOUT	158	A2	0	crystal oscillator output signal; auxiliary signal			
DNC9	159	C3	NC	do not connect, reserved for future extensions and for testing			
DNC10	160	C4	NC	do not connect, reserved for future extensions and for testing			

#### Notes

- 1. I = input, O = output, P = power, NC = not connected, st = strapping, pu = pull-up, pd = pull-down, od = open-drain.
- 2. In accordance with the *"IEEE1149.1"* standard the pads TDI, TMS, TCK and TRST are input pads with an internal pull-up transistor and TDO is a 3-state output pad.
- 3. For board design without boundary scan implementation connect the  $\overline{\text{TRST}}$  pin to ground.
- 4. This pin provides easy initialization of the Boundary Scan Test (BST) circuit. TRST can be used to force the Test Access Port (TAP) controller to the TEST\_LOGIC\_RESET state (normal operation) at once.
- 5. Pin strapping is done by connecting the pin to the supply via a 3.3 k $\Omega$  resistor. During the power-up reset sequence the corresponding pins are switched to input mode to read the strapping level. For the default setting no strapping resistor is necessary (internal pull-down).

- SAF7118
- Pin RTCO operates as I<sup>2</sup>C-bus slave address pin; RTCO = 0 slave address 42H/43H (default); RTCO = 1 slave address 40H/41H.
- 7. Pin ALRCLK: 0 = 24.576 MHz crystal (default); 1 = 32.110 MHz crystal.








 Table 1
 Pin assignment (top view)

2004 Jul 22

\_

	i in accigi		, (1011)											
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α		XTOUT	XTALO	V <sub>SS(xtal)</sub>	TDO	XRDY	XCLK	XPD0	XPD2	XPD4	XPD6	TEST1	TEST2	
В	AI41	TEST3	V <sub>DD(xtal)</sub>	XTALI	TDI	тск	XDQ	XPD1	XPD3	XPD5	XTRI	TEST4	TEST5	TEST6
С	V <sub>SSA4</sub>	AGND	TEST7	TEST8	V <sub>DDD13</sub>	TRST	XRH	V <sub>DDD12</sub>	V <sub>DDD11</sub>	V <sub>DDD10</sub>	XPD7	TEST9	TEST10	TEST11
D	AI43	AI42	AI4D	V <sub>DDA4</sub>	V <sub>SSD13</sub>	TMS	V <sub>SSD12</sub>	XRV	V <sub>SSD11</sub>	V <sub>SSD10</sub>	V <sub>SSD9</sub>	V <sub>DDD9</sub>	TEST12	HPD0
Е	AI44	V <sub>DDA4A</sub>	AI31	V <sub>SSA3</sub>							HPD1	HPD3	HPD2	HPD4
F	AI3D	AI32	AI33	V <sub>DDA3</sub>							V <sub>SSD8</sub>	V <sub>DDD8</sub>	HPD5	HPD6
G	AI34	V <sub>DDA3A</sub>	AI22	AI21							V <sub>SSD7</sub>	IPD1	HPD7	IPD0
Н	AI2D	AI23	V <sub>SSA2</sub>	V <sub>DDA2</sub>							IPD2	V <sub>DDD7</sub>	IPD4	IPD3
J	V <sub>DDA2A</sub>	AI11	AI24	V <sub>SSA1</sub>							V <sub>SSD6</sub>	V <sub>DDD6</sub>	IPD6	IPD5
к	AI12	AI13	AI1D	V <sub>DDA1</sub>							IPD7	IGPH	IGP1	IGPV
L	V <sub>DDA1A</sub>	AGNDA	AI14	V <sub>SSD1</sub>	V <sub>SSD2</sub>	ADP6	ADP3	V <sub>SSD3</sub>	V <sub>SSD4</sub>	RTCO	V <sub>SSD5</sub>	ITRI	IDQ	IGP0
М	AOUT	V <sub>SSA0</sub>	V <sub>DDA0</sub>	V <sub>DDD1</sub>	V <sub>DDD2</sub>	ADP7	ADP2	V <sub>DDD3</sub>	V <sub>DDD4</sub>	RTS0	V <sub>DDD5</sub>	AMXCLK	FSW	ICLK
N	TEST13	TEST14	TEST15	CE	LLC2	CLKEXT	ADP5	ADP0	SCL	RTS1	ASCLK	ITRDY	TEST16	TEST17
Ρ		TEST18	EXMCLR	LLC	RES	ADP8	ADP4	ADP1	INT_A	SDA	AMCLK	ALRCLK	TEST19	
		L			1			1	I	1			1	1

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

Product specification

SAF7118

1 4

Philips Semiconductors

Product specification

# Multistandard video decoder with adaptive comb filter and component video input

SAF7118

PIN <sup>(1)</sup>	SYMBOL	8-BIT INPUT MODES	16-BIT INPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE INPUT FUNCTIONS	8-BIT OUTPUT MODES	16-BIT OUTPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE OUTPUT FUNCTIONS	I/O CONFIGURATION PROGRAMMING BITS
C11, A11, B10, A10, B9, A9, B8, A8 (127, 128, 130, 131, 134, 135, 138, 139)	XPD7 to XPD0	D1 data input	Y data input		D1 decoder output			XCODE[92H[3]] XPE[1:0] 83H[1:0] + pin XTRI
A7 (143)	XCLK	clock input		gated clock input	decoder clock output			XPE[1:0] 83H[1:0] + pin XTRI XPCK[1:0] 83H[5:4] XCKS[92H[0]]
B7 (144)	XDQ	data qualifier input			data qualifier output (HREF and VREF gate)			XDQ[92H[1]] XPE[1:0] 83H[1:0] + pin XTRI
A6 (146)	XRDY	input ready output		active task A/B flag				XRQT[83H[2]] XPE[1:0] 83H[1:0] + pin XTRI
C7 (141)	XRH	horizontal reference input			decoder horizontal reference output			XDH[92H[2]] XPE[1:0] 83H[1:0] + pin XTRI
D8 (140)	XRV	vertical reference input			decoder vertical reference output			XDV[1:0] 92H[5:4] XPE[1:0] 83H[1:0] + pin XTRI
B11 (126)	XTRI	output enable input						XPE[1:0] 83H[1:0]

2004 Jul 22

<u>ъ</u>

-

 Table 2
 8-bit/16-bit and alternative pin function configurations

PIN <sup>(1)</sup>	SYMBOL	8-BIT INPUT MODES	16-BIT INPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE INPUT FUNCTIONS	8-BIT OUTPUT MODES	16-BIT OUTPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE OUTPUT FUNCTIONS	I/O CONFIGURATION PROGRAMMING BITS
G13, F14, F13, E14, E12, E13, E11, D14 (103, 105, 107, 109 to 113)	HPD7 to HPD0		C <sub>B</sub> -C <sub>R</sub> data input			C <sub>B</sub> -C <sub>R</sub> scaler output		ICODE[93H[7]] ISWP[1:0] 85H[7:6] I8_16[93H[6]] IPE[1:0] 87H[1:0] + pin ITRI
K11, J13, J14, H13, H14, H11, G12, G14 (92 to 94, 97 to 99, 100, 102)	IPD7 to IPD0				D1 scaler output	Y scaler output		ICODE[93H[7]] ISWP[1:0] 85H[7:6] I8_16[93H[6]] IPE[1:0] 87H[1:0] + pin ITRI
M14 (84)	ICLK				clock output		clock input	ICKS[1:0] 80H[1:0] IPE[1:0] 87H[1:0] + pin ITRI
L13 (85)	IDQ				data qualifier output		gated clock output	ICKS[3:2] 80H[3:2] IDQP[85H[0]] IPE[1:0] 87H[1:0] + pin ITRI
N12 (77)	ITRDY				target ready input			
K12 (91)	IGPH				H gate output		extended H gate, horizontal pulses	IDH[1:0] 84H[1:0] IRHP[85H[1]] IPE[1:0] 87H[1:0] + pin ITRI

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

\_

# Product specification

2004 Jul 22	PIN <sup>(1)</sup>	SYMBOL	8-BIT INPUT MODES	16-BIT INPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE INPUT FUNCTIONS	8-BIT OUTPUT MODES	16-BIT OUTPUT MODES (ONLY FOR I <sup>2</sup> C-BUS PROGRAMMING)	ALTERNATIVE OUTPUT FUNCTIONS	I/O CONFIGURATION PROGRAMMING BITS
	K14 (90)	IGPV				V gate output		V-sync, vertical pulses	IDV[1:0] 84H[3:2] IRVP[85H[2]] IPE[1:0] 87H[1:0] + pin ITRI
	K13 (89)	IGP1				general purpose			IDG1[1:0] 84H[5:4] IG1P[85H[3]] IPE[1:0] 87H[1:0] + pin ITRI
	L14 (87)	IGP0				general purpose			IDG0[1:0] 84H[7:6] IG0P[85H[4]] IPE[1:0] 87H[1:0] + pin ITRI
	L12 (86)	ITRI				output enable input			

17

Vote

\_

1. Pin numbers for QFP160 in parenthesis.

Product specification

# Philips Semiconductors


# Multistandard video decoder with adaptive comb filter and component video input


#### 8 FUNCTIONAL DESCRIPTION

#### 8.1 Decoder

#### 8.1.1 ANALOG INPUT PROCESSING

The SAF7118 offers sixteen analog signal inputs, four analog main channels with source switch, clamp circuit, analog amplifier, anti-alias filter and video 9-bit CMOS ADC with a Decimation Filter (DF); see Figs 5 and 8. The anti-alias filters are adapted to the line-locked clock frequency via a filter control circuit. The characteristic is shown in Fig.4. During the vertical blanking period gain and clamping control are frozen.





8.1.1.1

used to store and filter the clamping voltage. An internal digital clamp comparator generates the information with respect to clamp-up or clamp-down. The clamping levels for the four ADC channels are fixed for luminance (120), chrominance (256) and for component inputs as component Y (32), components P<sub>B</sub> and P<sub>R</sub> (256) or components RGB (32). Clamping time in normal use is set with the HCL pulse on the back porch of the video signal.

The clamp control circuit controls the correct clamping of

the analog input signals. The coupling capacitor is also

Multistandard video decoder with adaptive

comb filter and component video input

#### 8.1.1.2 Gain control

**Philips Semiconductors** 


Clamping


The gain control circuit receives (via the I<sup>2</sup>C-bus) the static gain levels for the four analog amplifiers or controls one of these amplifiers automatically via a built-in Automatic Gain Control (AGC) as part of the Analog Input Control (AICO). The AGC (automatic gain control for luminance) is used to amplify a CVBS or Y signal to the required signal amplitude, matched to the ADCs input voltage range. Component inputs are gain adjusted manually at a fixed gain. The AGC active time is the sync bottom of the video signal.


Signal (white) peak control limits the gain at signal overshoots. The flow charts (see Figs 9 and 10) show more details of the AGC. The influence of supply voltage variation within the specified range is automatically eliminated by clamp and automatic gain control.





20














# Product specification

# comb filter and Multistandard video decoder with component video input adaptive

**SAF7118** 



2004 Jul 22

\_

24

#### SAF7118

#### 8.1.2.1 Chrominance path

The 9-bit CVBS or chrominance input signal is fed to the input of a quadrature demodulator, where it is multiplied by two time-multiplexed subcarrier signals from the subcarrier generation block 1 ( $0^{\circ}$  and  $90^{\circ}$  phase relationship to the demodulator axis). The frequency is dependent on the chosen colour standard.

The time-multiplexed output signals of the multipliers are low-pass filtered (low-pass 1). Eight characteristics are programmable via LCWB3 to LCWB0 to achieve the desired bandwidth for the colour difference signals (PAL, NTSC) or the 0° and 90° FM signals (SECAM).

The chrominance low-pass 1 characteristic also influences the grade of cross-luminance reduction during horizontal colour transients (large chrominance bandwidth means strong suppression of cross-luminance). If the Y-comb filter is disabled by YCOMB = 0 the filter influences directly the width of the chrominance notch within the luminance path (a large chrominance bandwidth means wide chrominance notch resulting in a lower luminance bandwidth).

The low-pass filtered signals are fed to the adaptive comb filter block. The chrominance components are separated from the luminance via a two-line vertical stage (four lines for PAL standards) and a decision logic between the filtered and the non-filtered output signals. This block is bypassed for SECAM signals. The comb filter logic can be enabled independently for the succeeding luminance and chrominance processing by YCOMB (subaddress 09H, bit D6) and/or CCOMB (subaddress 0EH, bit D0). It is always bypassed during VBI or raw data lines programmable by the LCRn registers (subaddresses 41H to 57H); see Section 8.3.

The separated  $C_B-C_R$  components are further processed by a second filter stage (low-pass 2) to modify the chrominance bandwidth without influencing the luminance path. Its characteristic is controlled by CHBW (subaddress 10H, bit D3). For the complete transfer characteristic of low-passes 1 and 2 see Figs 12 and 13.

The SECAM processing (bypassed for QAM standards) contains the following blocks:

- Baseband 'bell' filters to reconstruct the amplitude and phase equalized 0° and 90° FM signals
- Phase demodulator and differentiator (FM-demodulation)
- De-emphasis filter to compensate the pre-emphasized input signal, including frequency offset compensation (DB or DR white carrier values are subtracted from the signal, controlled by the SECAM switch signal).

The succeeding chrominance gain control block amplifies or attenuates the  $C_B$ - $C_R$  signal according to the required ITU 601/656 levels. It is controlled by the output signal from the amplitude detection circuit within the burst processing block.


The burst processing block provides the feedback loop of the chrominance PLL and contains the following:


- Burst gate accumulator
- Colour identification and colour killer
- Comparison nominal/actual burst amplitude (PAL/NTSC standards only)
- Loop filter chrominance gain control (PAL/NTSC standards only)
- Loop filter chrominance PLL (only active for PAL/NTSC standards)
- PAL/SECAM sequence detection, H/2-switch generation.

The increment generation circuit produces the Discrete Time Oscillator (DTO) increment for both subcarrier generation blocks. It contains a division by the increment of the line-locked clock generator to create a stable phase-locked sine signal under all conditions (e.g. for non-standard signals).

The PAL delay line block eliminates crosstalk between the chrominance channels in accordance with the PAL standard requirements. For NTSC colour standards the delay line can be used as an additional vertical filter. If desired, it can be switched off by DCVF = 1. It is always disabled during VBI or raw data lines programmable by the LCRn registers (subaddresses 41H to 57H); see Section 8.3. The embedded line delay is also used for SECAM recombination (cross-over switches).

2004 Jul 22





**Philips Semiconductors** 


The rejection of the chrominance components within the 9-bit CVBS or Y input signal is achieved by subtracting the remodulated chrominance signal from the CVBS input.


The comb filtered  $C_B$ - $C_R$  components are interpolated (upsampled) by the low-pass 3 block. Its characteristic is controlled by LUBW (subaddress 09H, bit D4) to modify the width of the chrominance 'notch' without influencing the chrominance path. The programmable frequency characteristics available, in conjunction with the LCBW2 to LCBW0 settings, can be seen in Figs 14 to 17. It should be noted that these frequency curves are only valid for Y-comb disabled filter mode (YCOMB = 0). In comb filter mode the frequency response is flat. The centre frequency of the notch is automatically adapted to the chosen colour standard.


The interpolated  $C_B-C_R$  samples are multiplied by two time-multiplexed subcarrier signals from the subcarrier generation block 2. This second DTO is locked to the first subcarrier generator by an increment delay circuit matched to the processing delay, which is different for PAL and NTSC standards according to the chosen comb filter algorithm. The two modulated signals are finally added to build the remodulated chrominance signal. The frequency characteristic of the separated luminance signal can be further modified by the succeeding luminance filter block. It can be configured as peaking (resolution enhancement) or low-pass block by LUFI3 to LUFI0 (subaddress 09H, bits D3 to D0). The 16 resulting frequency characteristics can be seen in Fig.18. The LUFI3 to LUFI0 settings can be used as a user programmable sharpness control.


The luminance filter block also contains the adjustable Y-delay part; programmable by YDEL2 to YDEL0 (subaddress 11H, bits D2 to D0).


# Multistandard video decoder with adaptive comb filter and component video input













## SAF7118

8.1.2.3 Brightness Contrast Saturation (BCS) control and decoder output levels

The resulting Y (CVBS) and C<sub>B</sub>-C<sub>R</sub> signals are fed to the BCS block, which contains the following functions:

- Chrominance saturation control by DSAT7 to DSAT0
- Luminance contrast and brightness control by DCON7 to DCON0 and DBRI7 to DBRI0
- Raw data (CVBS) gain and offset adjustment by RAWG7 to RAWG0 and RAWO7 to RAWO0
- Limiting Y-C<sub>B</sub>-C<sub>R</sub> or CVBS to the values 1 (minimum) and 254 (maximum) to fulfil "ITU Recommendation 601/656".





#### 8.1.3 SYNCHRONIZATION

The prefiltered luminance signal is fed to the synchronization stage. Its bandwidth is further reduced to 1 MHz in a low-pass filter. The sync pulses are sliced and fed to the phase detectors where they are compared with the sub-divided clock frequency. The resulting output signal is applied to the loop filter to accumulate all phase deviations. Internal signals (e.g. HCL and HSY) are generated in accordance with analog front-end requirements. The loop filter signal drives an oscillator to generate the line frequency control signal LFCO; see Fig.21.

The detection of 'pseudo syncs' as part of the Macrovision copy protection standard is also achieved within the synchronization circuit.

The result is reported as flag COPRO within the decoder status byte at subaddress 1FH.

#### 8.1.4 CLOCK GENERATION CIRCUIT

**Philips Semiconductors** 

The internal CGC generates all clock signals required for the video input processor.

The internal signal LFCO is a digital-to-analog converted signal provided by the horizontal PLL. It is the multiple of the line frequency:


6.75 MHz = 429  $\times\,f_{H}$  (50 Hz), or

$$6.75 \text{ MHz} = 432 \times f_{H} (60 \text{ Hz}).$$

The LFCO signal is multiplied by a factor of 2 and 4 in the internal PLL circuit (including phase detector, loop filtering, VCO and frequency divider) to obtain the output clock signals. The rectangular output clocks have a 50% duty factor.

#### Table 3 Decoder clock frequencies

CLOCK	FREQUENCY (MHz)
XTALO	24.576 or 32.110
LLC	27
LLC2	13.5
LLC4 (internal)	6.75
LLC8 (virtual)	3.375




#### 8.1.5 POWER-ON RESET AND CHIP ENABLE (CE) INPUT

A missing clock, insufficient digital or analog  $V_{DDA0}$  supply voltages (below 2.8 V) will start the reset sequence; all outputs are forced to 3-state (see Fig.22). The indicator output RES is LOW for approximately 128 LLC after the internal reset and can be applied to reset other circuits of the digital TV system.

It is possible to force a reset by pulling the Chip Enable pin (CE) to ground. After the rising edge of CE and sufficient power supply voltage, the outputs LLC, LLC2 and SDA return from 3-state to active, while the other signals have to be activated via programming.

SAF7118


# Multistandard video decoder with adaptive comb filter and component video input



#### 2004 Jul 22

### SAF7118

#### 8.2 Component video processing



#### 8.2.1 RGB-TO-(Y-C<sub>B</sub>-C<sub>R</sub>) MATRIX

The matrix converts the RGB signals from the analog-to-digital converters/downsamplers to the  $Y-C_B-C_R$  representation. The input and output word widths are 9 bits. The matrix has a gain factor of 1. The block provides a delay compensated bypass for component input signals.

The matrix is represented by the following equations:


$$\begin{split} &Y = 0.299 \times R + 0.587 \times G + 0.114 \times B \\ &C_B = 0.5772 \times (B-Y) \\ &C_R = 0.7296 \times (R-Y) \end{split}$$

#### 8.2.2 DOWNFORMATTER

The block mainly consists of 2 parts: the colour difference signal downsampler and the Y-path.


The colour difference signals are first passed through low-pass filters which reduce alias effects due to the lower data rate. The ITU sampling scheme requires that both colour difference samples fit to the first Y sample of the current time slot. Thus the  $C_R$  signal is delayed by 1 clock before it is fed to the multiplexer. The switch signal defines the data multiplex phase at the output: a '0' marks the first clock of a time slot, this is a  $C_B$  sample. The output is fed through a register, so that the multiplexer runs with the opposite phase. The delay compensation for the Y signal already provides most of the registers required for a small high-pass filter. It can be used to compensate high frequency losses in the analog part. It provides 2 dB gain at 6.75 MHz.


The Y high-pass filter frequency response is shown in Fig.26. The DC gain of the filter is 1, so a limiter is required at the filter output. The current implementation clips at the maximum values of 0 and 511. The entire filter can be controlled by the  $I^2$ C-bus bit CMFI in subaddress 29H.



SAF7118

# Multistandard video decoder with adaptive comb filter and component video input






### SAF7118

8.2.3 COMPONENT VIDEO BCS CONTROL

The resulting Y and  $C_B$ - $C_R$  signals are fed to the Component BCS (CBCS) block, which contains the following functions:

- Chrominance saturation control by CSAT7 to CSAT0
- Luminance contrast and brightness control by CCON7 to CCON0 and CBRI7 to CBRI0
- Limiting Y-C<sub>B</sub>-C<sub>R</sub> or CVBS to the values 1 (minimum) and 254 (maximum) to fulfil "ITU Recommendation 601/656".



#### 8.3 Decoder output formatter

**Philips Semiconductors** 

The output interface block of the decoder part contains the ITU 656 formatter for the expansion port data output XPD7 to XPD0 (for a detailed description see Section 9.5.1) and the control circuit for the signals needed for the internal paths to the scaler and data slicer part. It also controls the selection of the reference signals for the RT port (RTCO, RTS0 and RTS1) and the expansion port (XRH, XRV and XDQ).

The generation of the decoder data type control signals SET\_RAW and SET VBI is also done within this block. These signals are decoded from the requested data type for the scaler input and/or the data slicer, selectable by the control registers LCR2 to LCR24 (see also Chapter 15; subaddresses 41H to 57H).

For each LCR value from 2 to 23 the data type can be programmed individually; LCR2 to LCR23 refer to line numbers. The selection in LCR24 values is valid for the rest of the corresponding field. The upper nibble contains the value for field 1 (odd), the lower nibble for field 2 (even). The relationship between LCR values and line numbers can be adjusted via VOFF8 to VOFF0, located in subaddresses 5BH (bit D4) and 5AH (bits D7 to D0) and FOFF subaddress 5BH (bit D7). The recommended values are VOFF[8:0] = 03H for 50 Hz sources (with FOFF = 0) and VOFF[8:0] = 06H for 60 Hz sources (with FOFF = 1), to accommodate line number conventions as used for PAL, SECAM and NTSC standards; see Tables 5 to 8.

DATA TYPE NUMBER	DATA TYPE	DECODER OUTPUT DATA FORMAT
0	teletext EuroWST, CCST	raw
1	European closed caption	raw
2	Video Programming Service (VPS)	raw
3	wide screen signalling bits	raw
4	US teletext (WST)	raw
5	US closed caption (line 21)	raw
6	video component signal, VBI region	Y-C <sub>B</sub> -C <sub>R</sub> 4 : 2 : 2
7	CVBS data	raw
8	teletext	raw
9	VITC/EBU time codes (Europe)	raw
10	VITC/SMPTE time codes (USA)	raw
11	reserved	raw
12	US NABTS	raw
13	MOJI (Japanese)	raw
14	Japanese format switch (L20/22)	raw
15	video component signal, active video region	Y-C <sub>B</sub> -C <sub>R</sub> 4 : 2 : 2

Table 4 Data formats at decoder output

 Table 5
 Relationship of LCR to line numbers in 525 lines/60 Hz systems (part 1)

2004 Jul 22 Vertical line offset, VOFF[8:0] = 06H (subaddresses 5BH[4] and 5AH[7:0]); horizontal pixel offset, HOFF[10:0] = 347H (subaddresses 5BH[2:0] and

59H[7:0]); FOFF = 1 (subaddress 5BH[7])

-	number	521	522	523	524	525	1	2	3	4	5	6	7	8	9	
(1st fie	eld)		а	ctive vide	0		equa	lization pu	llses	ser	ration pul	ses	equalization pulses			
Line n	Line number		260	261	262	263	264	265	266	267	268	269	270	271	272	
(2nd fi	field)	active video					equalizati	on pulses		serratio	n pulses		equalizati	on pulses		
LCR			24					2	3	4	5	6	7	8	9	

 Table 6
 Relationship of LCR to line numbers in 525 lines/60 Hz systems (part 2)

Vertical line offset, VOFF[8:0] = 06H (subaddresses 5BH[4] and 5AH[7:0]); horizontal pixel offset, HOFF[10:0] = 347H (subaddresses 5BH[2:0] and 59H[7:0]); FOFF = 1 (subaddress 5BH[7])

Line number	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
(1st field)					nc	ominal V	BI lines F	-1						active	video	
Line number	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288
(2nd field)		nominal VBI lines F2 active video														
LCR	10	11	12	13	14	15	16	17	18	19	20	21	22	23	2	4

43

 
 Table 7
 Relationship of LCR to line numbers in 625 lines/50 Hz systems (part 1)
 Vertical line offset, VOFF[8:0] = 03H (subaddresses 5BH[4] and 5AH[7:0]); horizontal pixel offset, HOFF[10:0] = 347H (subaddresses 5BH[2:0] and 59H[7:0]); FOFF = 0 (subaddress 5BH[7])

Line number	621 622		623	624	625	1	2	3	4	5		
(1st field)	ac	tive video		equalization	pulses	serra	ation pulses		equalization pulses			
Line number	309 310 3		311	311 312 3 <sup>-</sup>		314	315	316	317	318		
(2nd field)	active	video	equali	equalization pulses			ulses	equal	ization pulses			
LCR			2	4		2	3	4	5			

 Table 8
 Relationship of LCR to line numbers in 625 lines/50 Hz systems (part 2)

Vertical line offset, VOFF[8:0] = 03H (subaddresses 5BH[4] and 5AH[7:0]); horizontal pixel offset, HOFF[10:0] = 347H (subaddresses 5BH[2:0] and 59H[7:0]); FOFF = 0 (subaddress 5BH[7])

Line number	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
(1st field)								non	ninal V	BI lines	s F1								active	video
Line number	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338
(2nd field)		nominal VBI lines F2											ac	tive vid	ео					
LCR	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	2	4


comb filter and component video input

Multistandard video decoder with

adaptive

Product specification

### SAF7118



For further information see Section 15.2: Tables 57, 58 and 59.

Fig.28 Vertical timing diagram for 50 Hz/625 line systems.

### SAF7118




Fig.29 Vertical timing diagram for 60 Hz/525 line systems.




Fig.30 Horizontal timing diagram (50/60 Hz).

#### 8.4 Scaler

The High Performance video Scaler (HPS) is based on the system as implemented in previous products, but with some aspects enhanced. Vertical upsampling is supported and the processing pipeline buffer capacity is enhanced, to allow more flexible video stream timing at the image port, discontinuous transfers, and handshake. The internal data flow from block to block is discontinuous dynamically, due to the scaling process.

The flow is controlled by internal data valid and data request flags (internal handshake signalling) between the sub-blocks; therefore the entire scaler acts as a pipeline buffer. Depending on the actually programmed scaling parameters the effective buffer can exceed to an entire line. The access/bandwidth requirements to the VGA frame buffer are reduced significantly.

The high performance video scaler in the SAF7118 has the following major blocks:

- Acquisition control (horizontal and vertical timer) and task handling (the region/field/frame based processing)
- Prescaler, for horizontal downscaling by an integer factor, combined with appropriate band limiting filters, especially anti-aliasing for CIF format
- Brightness, saturation, contrast control for scaled output data
- Line buffer, with asynchronous read and write, to support vertical upscaling (e.g. for videophone application, converting 240 into 288 lines, Y-C<sub>B</sub>-C<sub>R</sub> 4:2:2)
- Vertical scaling, with phase accurate Linear Phase Interpolation (LPI) for zoom and downscale, or phase accurate Accumulation Mode (ACM) for large downscaling ratios and better alias suppression
- Variable Phase Delay (VPD), operates as horizontal phase accurate interpolation for arbitrary non-integer scaling ratios, supporting conversion between square and rectangular pixel sampling
- Output formatter for scaled Y-C<sub>B</sub>-C<sub>R</sub> 4 : 2 : 2, Y-C<sub>B</sub>-C<sub>R</sub> 4 : 1 : 1 and Y only (format also used for raw data)
- FIFO, 32-bit wide, with 64 pixel capacity in Y-C<sub>B</sub>-C<sub>R</sub> formats
- Output interface, 8 or 16-bit (only if extended by H port) data pins wide, synchronous or asynchronous operation, with stream events on discrete pins, or coded in the data stream.

The overall H and V zooming (HV\_zoom) is restricted by the input/output data rate relationships. With a safety margin of 2% for running in and running out, the maximum HV\_zoom is equal to:

0.98×	T_input_field – T_v_blanking
0.30 ^	in_pixel $\times$ in_lines $\times$ out_cycle_per_pix $\times$ T_out_clk

For example:

 Input from decoder: 50 Hz, 720 pixel, 288 lines, 16-bit data at 13.5 MHz data rate, 1 cycle per pixel; output: 8-bit data at 27 MHz, 2 cycles per pixel; the maximum HV\_zoom is equal to:

$$0.98 \times \frac{20 \text{ ms} - 24 \times 64 \text{ } \mu \text{ s}}{720 \times 288 \times 2 \times 37 \text{ } \text{ ns}} = 1.18$$

 Input from X port: 60 Hz, 720 pixel, 240 lines, 8-bit data at 27 MHz data rate (ITU 656), 2 cycles per pixel; output via I + H port: 16-bit data at 27 MHz clock, 1 cycle per pixel; the maximum HV\_zoom is equal to:

$$0.98 \times \frac{16.666 \text{ ms} - 22 \times 64 \text{ } \mu \text{s}}{720 \times 240 \times 1 \times 37 \text{ } \text{ns}} = 2.34$$

The video scaler receives its input signal from the video decoder or from the expansion port (X port). It gets 16-bit  $Y-C_B-C_R 4:2:2$  input data at a continuous rate of 13.5 MHz from the decoder. Discontinuous data stream can be accepted from the expansion port (X port), normally 8-bit wide ITU 656 such as  $Y-C_B-C_R$  data, accompanied by a pixel qualifier on XDQ.

The input data stream is sorted into two data paths, one for luminance (or raw samples) and one for time multiplexed chrominance  $C_B$  and  $C_R$  samples. An Y- $C_B$ - $C_R$  4 : 1 : 1 input format is converted to 4 : 2 : 2 for the horizontal prescaling and vertical filter scaling operation.

The scaler operation is defined by two programming pages A and B, representing two different tasks, that can be applied field alternating or to define two regions in a field (e.g. with different scaling range, factors and signal source during odd and even fields).

Each programming page contains control:

- For signal source selection and formats
- For task handling and trigger conditions
- · For input and output acquisition window definition
- For H-prescaler, V-scaler and H-phase scaling.

Raw VBI data is handled as a specific input format and needs its own programming page (equals own task).

In VBI pass through operation the processing of prescaler and vertical scaling has to be set to no-processing, however, the horizontal fine scaling VPD can be activated. Upscaling (oversampling, zooming), free of frequency folding, up to a factor of 3.5 can be achieved, as required by some software data slicing algorithms.

These raw samples are transported through the image port as valid data and can be output as Y only format. The lines are framed by SAV and EAV codes.

8.4.1 ACQUISITION CONTROL AND TASK HANDLING (SUBADDRESSES 80H, 90H, 91H, 94H TO 9FH AND C4H TO CFH)

The acquisition control receives horizontal and vertical synchronization signals from the decoder section or from the X port. The acquisition window is generated via pixel and line counters at the appropriate places in the data path. From X port only qualified pixels and lines (lines with qualified pixel) are counted.

The acquisition window parameters are as follows:

 Signal source selection regarding input video stream and formats from the decoder, or from X port (programming bits SCSRC[1:0] 91H[5:4] and FSC[2:0] 91H[2:0])

**Remark**: The input of raw VBI data from the internal decoder should be controlled via the decoder output formatter and the LCR registers; see Section 8.3

- Vertical offset defined in lines of the video source, parameter YO[11:0] 99H[3:0] 98H[7:0]
- Vertical length defined in lines of the video source, parameter YS[11:0] 9BH[3:0] 9AH[7:0]
- Vertical length defined in number of target lines, as a result of vertical scaling, parameter YD[11:0] 9FH[3:0] 9EH[7:0]
- Horizontal offset defined in number of pixels of the video source, parameter XO[11:0] 95H[3:0] 94H[7:0]
- Horizontal length defined in number of pixels of the video source, parameter XS[11:0] 97H[3:0] 96H[7:0]
- Horizontal destination size, defined in target pixels after fine scaling, parameter XD[11:0] 9DH[3:0] 9CH[7:0].

The source start offset (XO11 to XO0 and YO11 to YO0) opens the acquisition window, and the target size (XD11 to XD0 and YD11 to YD0) closes the window, however the window is cut vertically if there are less output lines than expected. The trigger events for the pixel and line counts are the horizontal and vertical reference edges as defined in subaddress 92H. The task handling is controlled by subaddress 90H; see Section 8.4.1.2.

#### 8.4.1.1 Input field processing

The trigger event for the field sequence detection from external signals (X port) are defined in subaddress 92H. From the X port the state of the scalers H reference signal at the time of the V reference edge is taken as field sequence identifier FID. For example, if the falling edge of the XRV input signal is the reference and the state of XRH input is logic 0 at that time, the detected field ID is logic 0.

The bits XFDV[92H[7]] and XFDH[92H[6]] define the detection event and state of the flag from the X port. For the default setting of XFDV and XFDH at '00' the state of the H-input at the falling edge of the V-input is taken.

The scaler directly gets a corresponding field ID information from the SAF7118 decoder path.

The FID flag is used to determine whether the first or second field of a frame is going to be processed within the scaler and it is used as trigger condition for the task handling (see bits STRC[1:0] 90H[1:0]).

According to ITU 656, when FID is at logic 0 means first field of a frame. To ease the application, the polarities of the detection results on the X port signals and the internal decoder ID can be changed via XFDH.

As the V-sync from the decoder path has a half line timing (due to the interlaced video signal), but the scaler processing only knows about full lines, during 1st fields from the decoder the line count of the scaler possibly shifts by one line, compared to the 2nd field. This can be compensated for by switching the V-trigger event, as defined by XDV0, to the opposite V-sync edge or by using the vertical scalers phase offsets. The vertical timing of the decoder can be seen in Figs 28 and 29.

As the H and V reference events inside the ITU 656 data stream (from X port) and the real-time reference signals from the decoder path are processed differently, the trigger events for the input acquisition also have to be programmed differently.

SAF7118

## Multistandard video decoder with adaptive comb filter and component video input

XDV1 92H[5]	XDV0 92H[4]	XDH 92H[2]	DESCRIPTION
			<b>Internal decoder</b> : The processing triggers at the falling edge of the V123 pulse [see Figs 28 (50 Hz) and 29 (60 Hz)], and starts earliest with the rising edge of the decoder HREF at line number:
0	1	0	4/7 (50/60 Hz, 1st field), respectively 3/6 (50/60 Hz, 2nd field) (decoder count)
0	0	0	2/5 (50/60 Hz, 1st field), respectively 2/5 (50/60 Hz, 2nd field) (decoder count)
0	0	0	<b>External ITU 656 stream</b> : The processing starts earliest with SAV at line number 23 (50 Hz system), respectively line 20 (60 Hz system) (according to ITU 656 count)

#### Table 9 Processing trigger and start

#### 8.4.1.2 Task handling

The task handler controls the switching between the two programming register sets. It is controlled by subaddresses 90H and C0H. A task is enabled via the global control bits TEA[80H[4]] and TEB[80H[5]].

The handler is then triggered by events, which can be defined for each register set.

In the event of a programming error the task handling and the complete scaler can be reset to the initial states by setting the software reset bit SWRST[88H[5]] to logic 0. Especially if the programming registers, related acquisition window and scale are reprogrammed while a task is active, a software reset **must** be performed after programming.

Contrary to the disabling/enabling of a task, which is evaluated at the end of a running task, when SWRST is at logic 0 it sets the internal state machines directly to their idle states.

The start condition for the handler is defined by bits STRC[1:0] 90H[1:0] and means: start immediately, wait for next V-sync, next FID at logic 0 or next FID at logic 1. The FID is evaluated, if the vertical and horizontal offsets are reached.

When RPTSK[90H[2]] is at logic 1 the actual running task is repeated (under the defined trigger conditions), before handing control over to the alternate task.

To support field rate reduction, the handler is also enabled to skip fields (bits FSKP[2:0] 90H[5:3]) before executing the task. A TOGGLE flag is generated (used for the correct output field processing), which changes state at the beginning of a task, every time a task is activated; examples are given in Section 8.4.1.3.

#### Remarks:

• To activate a task the start condition must be fulfilled and the acquisition window offsets must be reached.

For example, in case of 'start immediately', and two regions are defined for one field, the offset of the lower region must be greater than (offset + length) of the upper region, if not, the actual counted H and V position at the end of the upper task is beyond the programmed offsets and the processing will 'wait for next V'.

- Basically the trigger conditions are checked, when a task is activated. It is important to realize, that they are not checked while a task is inactive. So you can not trigger to next logic 0 or logic 1 with overlapping offset and active video ranges between the tasks (e.g. task A STRC[2:0] = 2, YO[11:0] = 310 and task B STRC[2:0] = 3, YO[11:0] = 310 results in output field rate of <sup>50</sup>/<sub>3</sub> Hz).
- After power-on or software reset (via SWRST[88H[5]]) task B gets priority over task A.

#### 8.4.1.3 Output field processing

As a reference for the output field processing, two signals are available for the back-end hardware.

These signals are the input field ID from the scaler source and a TOGGLE flag, which shows that an active task is used an odd (1, 3, 5...) or even (2, 4, 6...) number of times. Using a single or both tasks and reducing the field or frame rate with the task handling function, the TOGGLE information can be used to reconstruct an interlaced scaled picture at a reduced frame rate. The TOGGLE flag isn't synchronized to the input field detection, as it is only dependent on the interpretation of this information by the external hardware, whether the output of the scaler is processed correctly; see Section 8.4.3.

comb filter and component video input

Multistandard video decoder with

adaptive

With OFIDC = 0, the scalers input field ID is available as output field ID on bit D6 of SAV and EAV, respectively on pin IGP0 (IGP1), if FID output is selected.

2004 Jul 22 When OFIDC[90H[6]] = 1, the TOGGLE information is available as output field ID on bit D6 of SAV and EAV, respectively on pin IGP0 (IGP1), if FID output is selected.

Additionally the bit D7 of SAV and EAV can be defined via CONLH[90H[7]]. CONLH[90H[7]] = 0 (default) sets D7 to logic 1, a logic 1 inverts the SAV/EAV bit D7. So it is possible to mark the output of the both tasks by different SAV/EAV codes. This bit can also be seen as 'task flag' on the pins IGP0 (IGP1), if TASK output is selected.

	FIELD SEQUENCE FRAME/FIELD																		
SUBJECT	EXAMPLE 1 <sup>(1)</sup>			<b>EXAMPLE 2</b> <sup>(2)(3)</sup>			<b>EXAMPLE 3</b> <sup>(2)(4)(5)</sup>						EXAMPLE 4 <sup>(2)(4)(6)</sup>						
	1/1	1/2	2/1	1/1	1/2	2/1	2/2	1/1	1/2	2/1	2/2	3/1	3/2	1/1	1/2	2/1	2/2	3/1	3/2
Processed by task	Α	Α	A	В	Α	В	A	В	В	Α	В	В	Α	В	В	Α	В	В	A
State of detected ITU 656 FID	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
TOGGLE flag	1	0	1	1	1	0	0	1	0	1	1	0	0	0(7)	1	1	1(7)	0	0
Bit D6 of SAV/EAV byte	0	1	0	0	1	0	1	1	0	1	1	0	0	0(7)	1	1	1 <sup>(7)</sup>	0	0
Required sequence conversion at the vertical scaler <sup>(8)</sup>	UP ↓ UP	LO ↓ LO	UP ↓ UP	UP ↓ UP	LO ↓ LO	UP ↓ UP	LO ↓ LO	UP ↓ LO	LO ↓ UP	UP ↓ LO	LO ↓ LO	UP ↓ UP	LO ↓ UP	UP ↓ UP	LO ↓ LO	UP ↓ LO	LO ↓ LO	UP ↓ UP	LO ↓ UP
Output <sup>(9)</sup>	0	0	0	0	0	0	0	0	0	0	0	0	0	NO	0	0	NO	0	0

 Table 10 Examples for field processing

#### Notes

1. Single task every field; OFIDC = 0; subaddress 90H at 40H; TEB[80H[5]] = 0.

2. Tasks are used to scale to different output windows, priority on task B after SWRST.

3. Both tasks at  $\frac{1}{2}$  frame rate; OFIDC = 0; subaddresses 90H at 43H and C0H at 42H.

4. In examples 3 and 4 the association between input FID and tasks can be flipped, dependent on which time the SWRST is de-asserted.

- 5. Task B at  $\frac{2}{3}$  frame rate constructed from neighbouring motion phases; task A at  $\frac{1}{3}$  frame rate of equidistant motion phases; OFIDC = 1; subaddresses 90H at 41H and C0H at 45H.
- 6. Task A and B at <sup>1</sup>/<sub>3</sub> frame rate of equidistant motion phases; OFIDC = 1; subaddresses 90H at 41H and C0H at 49H.
- 7. State of prior field.
- 8. It is assumed that input/output FID = 0 (= upper lines); UP = upper lines; LO = lower lines.
- 9. O = data output; NO = no output.

#### Product specification

SAF7118

## Multistandard video decoder with adaptive comb filter and component video input

#### 8.4.2 HORIZONTAL SCALING

The overall horizontal required scaling factor has to be split into a binary and a rational value according to the equation:

H-scale ratio =  $\frac{\text{output pixel}}{\text{input pixel}}$ H-scale ratio =  $\frac{1}{\text{XPSC[5:0]}} \times \frac{1024}{\text{XSCY[12:0]}}$ 

where the parameter of prescaler XPSC[5:0] = 1 to 63 and the parameter of VPD phase interpolation

XSCY[12:0] = 300 to 8191 (0 to 299 are only theoretical values). For example,  $\frac{1}{3.5}$  is to split in  $\frac{1}{4} \times 1.14286$ . The binary factor is processed by the prescaler, the arbitrary non-integer ratio is achieved via the variable phase delay VPD circuitry, called horizontal fine scaling. The latter calculates horizontally interpolated new samples with a 6-bit phase accuracy, which relates to less than 1 ns jitter for regular sampling scheme. Prescaler and fine scaler create the horizontal scaler of the SAF7118.

Using the accumulation length function of the prescaler (XACL[5:0] A1H[5:0]), application and destination dependent (e.g. scale for display or for a compression machine), a compromise between visible bandwidth and alias suppression can be determined.

### 8.4.2.1 Horizontal prescaler (subaddresses A0H to A7H and D0H to D7H)

The prescaling function consists of an FIR anti-alias filter stage and an integer prescaler, which creates an adaptive prescale dependent low-pass filter to balance sharpness and aliasing effects.

The FIR prefilter stage implements different low-pass characteristics to reduce alias for downscales in the range of 1 to  $\frac{1}{2}$ . A CIF optimized filter is built-in, which reduces artefacts for CIF output formats (to be used in combination with the prescaler set to  $\frac{1}{2}$  scale); see Table 11.

The function of the prescaler is defined by:

- An integer prescaling ratio XPSC[5:0] A0H[5:0] (equals 1 to 63), which covers the integer downscale range 1 to  $\frac{1}{63}$
- An averaging sequence length XACL[5:0] A1H[5:0] (equals 0 to 63); range 1 to 64
- A DC gain renormalization XDCG[2:0] A2H[2:0]; 1 down to  $1\!\!\!/_{128}$

• The bit XC2\_1[A2H[3]], which defines the weighting of the incoming pixels during the averaging process:

 $- XC2_1 = 0 \Rightarrow 1 + 1... + 1 + 1$ 

 $- \text{XC2}_1 = 1 \Rightarrow 1 + 2...+ 2 + 1.$ 

The prescaler creates a prescale dependent FIR low-pass, with up to (64 + 7) filter taps. The parameter XACL[5:0] can be used to vary the low-pass characteristic for a given integer prescale of  $1_{XPSC[5:0]}$ . The user can therefore decide between signal bandwidth (sharpness impression) and alias.

Equation for XPSC[5:0] calculation is:

 $XPSC[5:0] = lower integer of \frac{Npix_in}{Npix_out}$ 

Where:

the range is 1 to 63 (value 0 is not allowed);

Npix\_in = number of input pixel, and

Npix\_out = number of desired output pixel over the complete horizontal scaler.

The use of the prescaler results in a XACL[5:0] and XC2\_1 dependent gain amplification. The amplification can be calculated according to the equation:

DC gain =  $(XC2_1 + 1) \times XACL[5:0] + (1 - XC2_1)$ 

It is recommended to use sequence lengths and weights, which results in a  $2^{N}$  DC gain amplification, as these amplitudes can be renormalized by the XDCG[2:0]

controlled  $\frac{1}{2^N}$  shifter of the prescaler.

The renormalization range of XDCG[2:0] is 1,  $1_{\!/2}^{\prime}$  down to  $1_{\!/128}^{\prime}$ 

Other amplifications have to be normalized by using the following BCS control circuitry. In these cases the prescaler has to be set to an overall gain of  $\leq 1$ , e.g. for an accumulation sequence of '1 + 1 + 1' (XACL[5:0] = 2 and XC2\_1 = 0), XDCG[2:0] must be set to '010', this equals  $\frac{1}{4}$  and the BCS has to amplify the signal to  $\frac{4}{3}$  (SATN[7:0] and CONT[7:0] value = lower integer of  $\frac{4}{3} \times 64$ ).

### The use of XACL[5:0] is XPSC[5:0] dependent. XACL[5:0] must be <2 $\times$ XPSC[5:0].

XACL[5:0] can be used to find a compromise between bandwidth (sharpness) and alias effects.

**Remark**: Due to bandwidth considerations XPSC[5:0] and XACL[5:0] can be chosen differently to the previously mentioned equations or Table 12, as the H-phase scaling is able to scale in the range from zooming up by factor 3 to downscaling by a factor of  $1024_{8191}$ .

Figures 33 and 34 show some resulting frequency characteristics of the prescaler.

Table 12 shows the recommended prescaler programming. Other programmings, other than given in Table 12, may result in better alias suppression, but the resulting DC gain amplification needs to be compensated by the BCS control, according to the equation:

 $CONT[7:0] = SATN[7:0] = lower integer of \frac{2^{XDCG[2:0]}}{DC gain \times 64}$ 

Where:

 $2^{\text{XDCG}[2:0]} \ge \text{DC gain}$ DC gain = (XC2\_1 + 1) × XACL[5:0] + (1 - XC2\_1).

 Table 11
 FIR prefilter functions


For example, if XACL[5:0] = 5,  $XC2_1 = 1$ , then the DC gain = 10 and the required XDCG[2:0] = 4.


The horizontal source acquisition timing and the prescaling ratio is identical for both the luminance path and chrominance path, but the FIR filter settings can be defined differently in the two channels.

Fade-in and fade-out of the filters is achieved by copying an original source sample each as first and last pixel after prescaling.

Figures 31 and 32 show the frequency characteristics of the selectable FIR filters.


PFUV[1:0] A2H[7:6] PFY[1:0] A2H[5:4]	LUMINANCE FILTER COEFFICIENTS	CHROMINANCE COEFFICIENTS
00	bypassed	bypassed
01	121	121
10	–1 1 1.75 4.5 1.75 1 –1	3 8 10 8 3
11	1 2 2 2 1	12221






SAF7118

## Multistandard video decoder with adaptive comb filter and component video input





#### Table 12 XACL[5:0] example of usage

			R	ECOMMENDE	ED VALUES			FIR
PRESCALE RATIO	XPSC [5:0]		OWER BAND EQUIREMENT		-	GHER BANI QUIREMEN		PREFILTER PFY[1:0]/
		XACL[5:0]	XC2_1	XDCG[2:0]	XACL[5:0]	XC2_1	XDCG[2:0]	PFUV[1:0]
1	1	0	0	0	0	0	0	0 to 2
1/2	2	2	1	2	1	0	1	0 to 2
			$(1\ 2\ 1) \times {}^{1\!\!\!/}_{4}{}^{(1)}$					
1/3	3	4	1	3	3	0	2	2
		$(1 2 2 2 1) \times \frac{1}{8}^{(1)}$			(*	(1)		
1/4	4	7	0	3	4	1	3	2
		(1 1	1 1 1 1 1 1) $\times$	1⁄8 <sup>(1)</sup>	(1	2 2 2 1) × 1/2	B <sup>(1)</sup>	
1/5	5	8	1	4	7	0	3	2
		(1 2 2	2 2 2 2 2 2 1) ×	<sup>1</sup> / <sub>16</sub> <sup>(1)</sup>	(1 1 ′	1 1 1 1 1 1)>	< <sup>1</sup> /8 <sup>(1)</sup>	
1/6	6	8	1	4	7	0	3	3
		(1 2 2	222221)×	<sup>1</sup> / <sub>16</sub> <sup>(1)</sup>	(1 1 '	1 1 1 1 1 1)>	< <sup>1</sup> /8 <sup>(1)</sup>	
1/7	7	8	1	4	7	0	3	3
		(1 2 2	222221)×	<sup>1</sup> / <sub>16</sub> <sup>(1)</sup>	(1 1 '	1 1 1 1 1 1)>	< 1/8(1)	
1/8	8	15	0	4	8	1	4	3
		(1 1 1 1 1 1	11111111	1 1) $\times \frac{1}{16}^{(1)}$	(1 2 2	222221)	× <sup>1</sup> / <sub>16</sub> <sup>(1)</sup>	
1⁄9	9	15	0	4	8	1	4	3
		•	11111111	1 1) $\times \frac{1}{16}^{(1)}$	(1 2 2	222221)	× <sup>1</sup> ⁄ <sub>16</sub> <sup>(1)</sup>	
<sup>1</sup> / <sub>10</sub>	10	16	1	5	8	1	4	3
		•	2222222	$2\ 2\ 1) \times \frac{1}{32^{(1)}}$		222221)	× <sup>1</sup> ⁄ <sub>16</sub> <sup>(1)</sup>	
<sup>1</sup> / <sub>13</sub>	13	16	1	5	16	1	5	3
<sup>1</sup> / <sub>15</sub>	15	31	0	5	16	1	5	3
1/16	16	32	1	6	16	1	5	3
<sup>1</sup> ⁄ <sub>19</sub>	19	32	1	6	32	1	6	3
<sup>1</sup> / <sub>31</sub>	31	32	1	6	32	1	6	3
1/32	32	63	1	7	32	1	6	3
1 <sub>/35</sub>	35	63	1	7	63	1	7	3

Note

1. Resulting FIR function.

### SAF7118

### 8.4.2.2 Horizontal fine scaling (variable phase delay filter; subaddresses A8H to AFH and D8H to DFH)

The horizontal fine scaling (VPD) should operate at scaling ratios between  $\frac{1}{2}$  and 2 (0.8 and 1.6), but can also be used for direct scaling in the range from  $\frac{1}{7.999}$  to (theoretical) zoom 3.5 (restriction due to the internal data path architecture), without prescaler.

In combination with the prescaler a compromise between sharpness impression and alias can be found. This is signal source and application dependent.

For the luminance channel a filter structure with 10 taps is implemented, and for the chrominance a filter with 4 taps.

Luminance and chrominance scale increments (XSCY[12:0] A9H[4:0] A8H[7:0] and XSCC[12:0] ADH[4:0] ACH[7:0]) are defined independently, but must be set in a 2 : 1 relationship in the actual data path implementation. The phase offsets XPHY[7:0] AAH[7:0] and XPHC[7:0] AEH[7:0] can be used to shift the sample phases slightly. XPHY[7:0] and XPHC[7:0] covers the phase offset range 7.999T to  $\frac{1}{32}$ T. The phase offsets should also be programmed in a 2 : 1 ratio.

The underlying phase controlling DTO has a 13-bit resolution.

According to the equations

$$XSCY[12:0] = 1024 \times \frac{Npix_{in}}{XPSC[5:0]} \times \frac{1}{Npix_{out}} \text{ and}$$
$$XSCC[12:0] = \frac{XSCY[12:0]}{2}$$

the VPD covers the scale range from 0.125 to zoom 3.5. VPD acts equivalent to a polyphase filter with 64 possible phases. In combination with the prescaler, it is possible to get very accurate samples from a highly anti-aliased integer downscaled input picture.

#### 8.4.3 VERTICAL SCALING

The vertical scaler of the SAF7118 consists of a line FIFO buffer for line repetition and the vertical scaler block, which implements the vertical scaling on the input data stream in 2 different operational modes from theoretical zoom by 64 down to icon size  $1_{64}$ . The vertical scaler is located between the BCS and horizontal fine scaler, so that the BCS can be used to compensate the DC gain amplification of the ACM mode (see Section 8.4.3.2) as the internal RAMs are only 8-bit wide.

### 8.4.3.1 Line FIFO buffer (subaddresses 91H, B4H and C1H, E4H)

The line FIFO buffer is a dual ported RAM structure for 768 pixels, with asynchronous write and read access. The line buffer can be used for various functions, but not all functions may be available simultaneously.

The line buffer can buffer a complete unscaled active video line or more than one shorter lines (only for non-mirror mode), for selective repetition for vertical zoom-up.

For zooming up 240 lines to 288 lines e.g., every fourth line is requested (read) twice from the vertical scaling circuitry for calculation.

For conversion of a 4 : 2 : 0 or 4 : 1 : 0 input sampling scheme (MPEG, video phone, Indeo YUV-9) to ITU like sampling scheme 4 : 2 : 2, the chrominance line buffer is read twice or four times, before being refilled again by the source. It has to be preserved by means of the input acquisition window definition, so that the processing starts with a line containing luminance and chrominance information for 4 : 2 : 0 and 4 : 1 : 0 input. The bits FSC[2:1] 91H[2:1] define the distance between the Y/C lines. In the event of 4 : 2 : 2 and 4 : 1 : 1 FSC2 and FSC1 have to be set to '00'.

The line buffer can also be used for mirroring, i.e. for flipping the image left to right, for the vanity picture in video phone applications (bit YMIR[B4H[4]]). In mirror mode only one active prescaled line can be held in the FIFO at a time.

The line buffer can be utilized as an excessive pipeline buffer for discontinuous and variable rate transfer conditions at the expansion port or image port.

### 8.4.3.2 Vertical scaler (subaddresses B0H to BFH and E0H to EFH)

Vertical scaling of any ratio from 64 (theoretical zoom) to  $\frac{1}{63}$  (icon) can be applied.

The vertical scaling block consists of another line delay, and the vertical filter structure, that can operate in two different modes; Linear Phase Interpolation (LPI) and accumulation (ACM) mode. These are controlled by YMODE[B4H[0]]:

- LPI mode: In LPI mode (YMODE = 0) two neighbouring lines of the source video stream are added together, but weighted by factors corresponding to the vertical position (phase) of the target output line relative to the source lines. This linear interpolation has a 6-bit phase resolution, which equals 64 intra line phases. It interpolates between two consecutive input lines only. LPI mode should be applied for scaling ratios around 1 (down to <sup>1</sup>/<sub>2</sub>), it must be applied for vertical zooming.
- ACM mode: The vertical Accumulation (ACM) mode (YMODE = 1) represents a vertical averaging window over multiple lines, sliding over the field. This mode also generates phase correct output lines. The averaging window length corresponds to the scaling ratio, resulting in an adaptive vertical low-pass effect, to greatly reduce aliasing artefacts. ACM can be applied for downscales only from ratio 1 down to <sup>1</sup>/<sub>64</sub>. ACM results in a scale dependent DC gain amplification, which has to be precorrected by the BCS control of the scaler part.

The phase and scale controlling DTO calculates in 16-bit resolution, controlled by parameters YSCY[15:0] B1H[7:0] B0H[7:0] and YSCC[15:0] B3H[7:0] B2H[7:0], continuously over the entire filed. A start offset can be applied to the phase processing by means of the parameters YPY3[7:0] to YPY0[7:0] in BFH[7:0] to BCH[7:0] and YPC3[7:0] to YPC0[7:0] in BBH[7:0] to B8H[7:0]. The start phase covers the range of  $^{255}_{32}$  to  $^{1}_{32}$  lines offset.

By programming appropriate, opposite, vertical start phase values (subaddresses B8H to BFH and E8H to EFH) depending on odd or even field ID of the source video stream and A or B page cycle, frame ID conversion and field rate conversion are supported (i.e. de-interlacing, re-interlacing).

Figures 35 and 36 and Tables 13 and 14 describe the use of the offsets.

#### Remark: The vertical start phase, as well as scaling ratio are defined independently for the luminance and chrominance channel, but must be set to the same values in the actual implementation for accurate 4 : 2 : 2 output processing.

The vertical processing communicates on its input side with the line FIFO buffer. The scale related equations are:

• Scaling increment calculation for ACM and LPI mode, downscale and zoom: YSCY[15:0] and YSCC[15:0]

= lower integer of 
$$\left(1024 \times \frac{\text{Nline}_{\text{in}}}{\text{Nline}_{\text{out}}}\right)$$

 BCS value to compensate DC gain in ACM mode (contrast and saturation have to be set): CONT[7:0] A5H[7:0] respectively SATN[7:0] A6H[7:0]

= lower integer of 
$$\left(\frac{\text{Nline\_out}}{\text{Nline\_in}} \times 64\right)$$
, or

= lower integer of 
$$\left(\frac{1024}{YSCY[15:0]} \times 64\right)$$

#### 8.4.3.3 Use of the vertical phase offsets


As described in Section 8.4.1.3, the scaler processing may run randomly over the interlaced input sequence. Additionally the interpretation and timing between ITU 656 field ID and real-time detection by means of the state of H-sync at the falling edge of V-sync may result in different field ID interpretation.

A vertically scaled interlaced output also gets a larger vertical sampling phase error, if the interlaced input fields are processed, without regard to the actual scale at the starting point of operation (see Fig.35).

For correct interlaced processing the vertical scaler must be used with respect to the interlace properties of the input signal and, if required, for conversion of the field sequences.

Four events should be considered, they are illustrated in Fig.36.

### scaled output, scaled output, unscaled input no phase offset with phase offset field 2 field 2 field 1 field 2 field 1 field 1 correct scale dependent position scale dependent start offset mismatched vertical line distances MHB547 Fig.35 Basic problem of interlaced vertical scaling (example: downscale $\frac{3}{5}$ ).



with field conversion).

In Tables 13 and 14 PHO is a usable common phase offset.

It should be noted that the equations of Fig.36 produce an interpolated output, also for the unscaled case, as the geometrical reference position for all conversions is the position of the first line of the lower field; see Table 13.

If there is no need for UP-LO and LO-UP conversion and the input field ID is the reference for the back-end operation, then it is UP-LO = UP-UP and LO-UP = LO-LO and the  $\frac{1}{2}$  line phase shift (PHO + 16) that can be skipped. This case is listed in Table 14.

The SAF7118 supports 4 phase offset registers per task and component (luminance and chrominance). The value of 20H represents a phase shift of one line. The registers are assigned to the following events; e.g. subaddresses B8H to BBH:

- B8H: 00 = input field ID 0, task status bit D0 (toggle status; see Section 8.4.1.3)
- B9H: 01 = input field ID 0, task status bit D1
- BAH: 10 = input field ID 1, task status bit D0
- BBH: 11 = input field ID 1, task status bit D1.

Depending on the input signal (interlaced or non-interlaced) and the task processing 50 Hz or field reduced processing with one or two tasks (see examples in Section 8.4.1.3), other combinations may also be possible, but the basic equations are the same.

Table 13 Examples for ve	rtical phase offset usage:	global equations
--------------------------	----------------------------	------------------

INPUT FIELD UNDER PROCESSING	OUTPUT FIELD INTERPRETATION	USED ABBREVIATION	EQUATION FOR PHASE OFFSET CALCULATION (DECIMAL VALUES)
Upper input lines	upper output lines	UP-UP	PHO + 16
Upper input lines	lower output lines	UP-LO	$PHO + \frac{YSCY[15:0]}{64} + 16$
Lower input lines	upper output lines	LO-UP	РНО
Lower input lines	lower output lines	LO-LO	PHO + <u>YSCY[15:0]</u> 64

### SAF7118

DETECTED INPUT FIELD ID	TASK STATUS BIT	VERTICAL PHASE OFFSET	CASE	EQUATION TO BE USED
0 = upper lines	0	YPY0[7:0] and	case 1 <sup>(1)</sup>	UP-UP (PHO)
		YPC0[7:0]	case 2 <sup>(2)</sup>	UP-UP
			case 3(3)	UP-LO
0 = upper lines	1	YPY1[7:0] and	case 1	UP-UP (PHO)
		YPC1[7:0]	case 2	UP-LO
			case 3	UP-UP
1 = lower lines	0	YPY2[7:0] and YPC2[7:0]	case 1	$LO-LO\left(PHO+\frac{YSCY[15:0]}{64}-16\right)$
			case 2	LO-UP
			case 3	LO-LO
1 = lower lines	r lines 1 YPY3[7:0] and YPC3[7:0]		case 1	$LO-LO\left(PHO+\frac{YSCY[15:0]}{64}-16\right)$
			case 2	LO-LO
			case 3	LO-UP

Table 14 Vertical phase offset usage; assignment of the phase offsets

#### Notes

- Case 1: OFIDC[90H[6]] = 0; scaler input field ID as output ID; back-end interprets output field ID at logic 0 as upper output lines.
- Case 2: OFIDC[90H[6]] = 1; task status bit as output ID; back-end interprets output field ID at logic 0 as upper output lines.
- Case 3: OFIDC[90H[6]] = 1; task status bit as output ID; back-end interprets output field ID at logic 1 as upper output lines.

### 8.5 VBI data decoder and capture (subaddresses 40H to 7FH)

The SAF7118 contains a versatile VBI data decoder.

The implementation and programming model is in accordance with the VBI data slicer built into the multimedia video data acquisition circuit SAA5284.

The circuitry recovers the actual clock phase during the clock run-in period, slices the data bits with the selected data rate, and groups them into bytes. The result is buffered into a dedicated VBI data FIFO with a capacity of  $2 \times 56$  bytes ( $2 \times 14$  Dwords). The clock frequency, signal source, field frequency and accepted error count must be defined in subaddress 40H.

The supported VBI data standards are shown in Table 15.

For lines 2 to 24 of a field, per VBI line, 1 of 16 standards can be selected (LCR24\_[7:0] to LCR2\_[7:0] in 57H[7:0] to 41H[7:0]:  $23 \times 2 \times 4$  bit programming bits).

The definition for line 24 is valid for the rest of the corresponding field, normally no text data (video data) should be selected there (LCR24\_[7:0] = FFH) to stop the activity of the VBI data slicer during active video.

To adjust the slicers processing to the input signal source, there are offsets in the horizontal and vertical direction available: parameters HOFF[10:0] 5BH[2:0] 59H[7:0], VOFF[8:0] 5BH[4] 5AH[7:0] and FOFF[5BH[7]].

Contrary to the scalers counting, the slicers offsets define the position of the H and V trigger events related to the processed video field. The trigger events are the falling edge of HREF and the falling edge of V123 from the decoder processing part.

The relationship of these programming values to the input signal and the recommended values are given in Tables 5 to 8.

SAF7118

## Multistandard video decoder with adaptive comb filter and component video input

DT[3:0] 62H[3:0]	STANDARD TYPE	DATA RATE (Mbit/s)	FRAMING CODE	FC WINDOW	HAM CHECK
0000	teletext EuroWST, CCST	6.9375	27H	WST625	always
0001	European closed caption	0.500	001	CC625	
0010	VPS	5	9951H	VPS	
0011	wide screen signalling bits	5	1E3C1FH	WSS	
0100	US teletext (WST)	5.7272	27H	WST525	always
0101	US closed caption (line 21)	0.503	001	CC525	
0110	(video data selected)	5	none	disable	
0111	(raw data selected)	5	none	disable	
1000	teletext	6.9375	programmable	general text	optional
1001	VITC/EBU time codes (Europe)	1.8125	programmable	VITC625	
1010	VITC/SMPTE time codes (USA)	1.7898	programmable	VITC525	
1011		reser	ved		
1100	US NABTS	5.7272	programmable	NABTS	optional
1101	MOJI (Japanese)	5.7272	programmable (A7H)	Japtext	
1110	Japanese format switch (L20/22)	5	programmable	open	
1111	no sliced data transmitted (video data selected)	5	none	disable	

#### Table 15 Data types supported by the data slicer block

### 8.6 Image port output formatter (subaddresses 84H to 87H)

The output interface consists of a FIFO for video and for sliced text data, an arbitration circuit, which controls the mixed transfer of video and sliced text data over the I port and a decoding and multiplexing unit, which generates the 8 or 16-bit wide output data stream and the accompanied reference and supporting information.

The clock for the output interface can be derived from an internal clock, decoder, expansion port, or an externally provided clock which is appropriate for e.g. VGA and frame buffer. The clock can be up to 33 MHz. The scaler provides the following video related timing reference events (signals), which are available on pins as defined by subaddresses 84H and 85H:

- Output field ID
- Start and end of vertical active video range
- Start and end of active video line
- Data qualifier or gated clock
- Actually activated programming page (if CONLH is used)
- Threshold controlled FIFO filling flags (empty, full, filled)
- Sliced data marker.

The discontinuous data stream at the scaler output is accompanied by a data valid flag (or data qualifier), or is transported via a gated clock. Clock cycles with invalid data on the I port data bus (including the HPD pins in 16-bit output mode) are marked with code 00H.

The output interface also arbitrates the transfer between scaled video data and sliced text data over the I port output.

The bits VITX1 and VITX0 (subaddress 86H) are used to control the arbitration.

As a further operation the serialization of the internal 32-bit Dwords to 8-bit or optional 16-bit output, as well as the insertion of the extended ITU 656 codes (SAV/EAV for video data, ANC or SAV/EAV codes for sliced text data) are done here.

For handshake with the VGA controller, or other memory or bus interface circuitry, programmable FIFO flags are provided; see Section 8.6.2.

#### 8.6.1 SCALER OUTPUT FORMATTER (SUBADDRESSES 93H AND C3H)

The output formatter organizes the packing into the output FIFO. The following formats are available: Y-C<sub>B</sub>-C<sub>R</sub> 4 : 2 : 2, Y-C<sub>B</sub>-C<sub>R</sub> 4 : 1 : 1, Y-C<sub>B</sub>-C<sub>R</sub> 4 : 2 : 0, Y-C<sub>B</sub>-C<sub>R</sub> 4 : 1 : 0 and Y only (e.g. for raw samples). The formatting is controlled by FSI[2:0] 93H[2:0], FOI[1:0] 93H[4:3] and FYSK[93H[5]].

The data formats are defined on Dwords, or multiples, and are similar to the video formats as recommended for PCI multimedia applications (compares to SAA7146A), but planar formats are not supported. FSI[2:0] defines the horizontal packing of the data, FOI[1:0] defines how many Y only lines are expected, before a Y/C line will be formatted. If FYSK is set to logic 0 preceding Y only lines will be skipped, and the output will always start with a Y/C line.

Additionally the output formatter limits the amplitude range of the video data (controlled by ILLV[85H[5]]); see Table 18.

,														
OUTPUT FORMAT		BYTE SEQUENCE FOR 8-BIT OUTPUT MODES												
Y-C <sub>B</sub> -C <sub>R</sub> 4 : 2 : 2	C <sub>B</sub> 0	Y0	C <sub>R</sub> 0	Y1	C <sub>B</sub> 2	Y2	C <sub>R</sub> 2	Y3	C <sub>B</sub> 4	Y4	C <sub>R</sub> 4	Y5	C <sub>B</sub> 6	Y6
Y-C <sub>B</sub> -C <sub>R</sub> 4 : 1 : 1	C <sub>B</sub> 0	Y0	C <sub>R</sub> 0	Y1	C <sub>B</sub> 4	Y2	C <sub>R</sub> 4	Y3	Y4	Y5	Y6	Y7	C <sub>B</sub> 8	Y8
Yonly	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13

### Table 16 Byte stream for different output formats

Table 17	Explanation to Table 16

NAME	EXPLANATION						
C <sub>B</sub> n	$C_B$ (B – Y) colour difference component, pixel number n = 0, 2, 4 to 718						
Yn	Y (luminance) component, pixel number n = 0, 1, 2, 3 to 719						
C <sub>R</sub> n	$C_R$ (R – Y) colour difference component, pixel number n = 0, 2, 4 to 718						

#### Table 18 Limiting range on I port

LIMIT STEP	VAL	ID RANGE	SUPPRESSED CODES (HEXADECIMAL VALUE)			
ILLV[85H[5]]	DECIMAL VALUE	HEXADECIMAL VALUE	LOWER RANGE	UPPER RANGE		
0	1 to 254	01 to FE	00	FF		
1	8 to 247	08 to F7	00 to 07	F8 to FF		

#### 8.6.2 VIDEO FIFO (SUBADDRESS 86H)

The video FIFO at the scaler output contains 32 Dwords. That corresponds to 64 pixels in 16-bit Y-C<sub>B</sub>-C<sub>R</sub> 4 : 2 : 2 format. But as the entire scaler can act as a pipeline buffer, the actual available buffer capacity for the image port is much higher, and can exceed beyond a video line.

The image port, and the video FIFO, can operate with the video source clock (synchronous mode) or with an externally provided clock (asynchronous and burst mode), as appropriate for the VGA controller or attached frame buffer.

The video FIFO provides 4 internal flags, reporting to what extent the FIFO is actually filled.

These are:

- The FIFO Almost Empty (FAE) flag
- The FIFO Combined Flag (FCF) or FIFO filled, which is set at almost full level and reset, with hysteresis, only after the level crosses below the almost empty mark
- The FIFO Almost Full (FAF) flag
- The FIFO Overflow (FOVL) flag.

The trigger levels for FAE and FAF are programmable by FFL[1:0] 86H[3:2] (16, 24, 28, full) and FEL[1:0] 86H[1:0] (16, 8, 4, empty).

The state of this flag can be seen on the pins IGP0 or IGP1. The pin mapping is defined by subaddresses 84H and 85H; see Section 9.6.

### SAF7118

#### 8.6.3 TEXT FIFO

The data of the internal VBI data slicer is collected in the text FIFO before the transmission over the I port is requested (normally before the video window starts). It is partitioned into two FIFO sections. A complete line is filled into the FIFO before a data transfer is requested. So normally, one line of text data is ready for transfer, while the next text line is collected. Thus sliced text data is delivered as a block of qualified data, without any qualification gaps in the byte stream of the I port.

The decoded VBI data is collected in the dedicated VBI data FIFO. After the capture of a line has been completed, the FIFO can be streamed through the image port, preceded by a header, giving line number and standard.

The VBI data period can be signalled via the sliced data flag on pin IGP0 or IGP1. The decoded VBI data is lead by the ITU ancillary data header (DID[5:0] 5DH[5:0] at value <3EH) or by SAV/EAV codes selectable by DID[5:0] at value 3EH or 3FH. Pin IGP0 or IGP1 is set if the first byte of the ANC header is valid on the I port bus. It is reset if an SAV occurs. So it may frame multiple lines of text data output, in the event that the video processing starts with a distance of several video lines to the region of text data. Valid sliced data from the text FIFO is available on the I port as long as the IGP0 or IGP1 flag is set and the data qualifier is active on pin IDQ.

The decoded VBI data is presented in two different data formats, controlled by bit RECODE.

- RECODE = 1: values 00H and FFH will be recoded to even parity values 03H and FCH
- RECODE = 0: values 00H and FFH may occur in the data stream as detected.

#### 8.6.4 VIDEO AND TEXT ARBITRATION (SUBADDRESS 86H)

Sliced text data and scaled video data are transferred over the same bus, the I port. The mixed transfer is controlled by an arbitration circuit. If the video data is transferred without any interrupt and the video FIFO does not need to buffer any output pixel, the text data is inserted after the end of a scaled video line, normally during the blanking interval of the video.

8.6.5 DATA STREAM CODING AND REFERENCE SIGNAL GENERATION (SUBADDRESSES 84H, 85H AND 93H)

As H and V reference signals are logic 1, active gate signals are generated, which frame the transfer of the valid output data. As an alternative to the gates, H and V trigger pulses are generated on the rising edges of the gates.

Due to the dynamic FIFO behaviour of the complete scaler path, the output signal timing has no fixed timing relationship to the real-time input video stream. So fixed propagation delays, in terms of clock cycles, related to the analog input cannot be defined.

The data stream is accompanied by a data qualifier. Additionally invalid data cycles are marked with code 00H.

If ITU 656 like codes are not required, they can be suppressed in the output stream.

As a further option, it is possible to provide the scaler with an external gating signal on pin ITRDY. Thereby making it possible to hold the data output for a certain time and to get valid output data in bursts of a guaranteed length.

The sketched reference signals and events can be mapped to the I port output pins IDQ, IGPH, IGPV, IGP0 and IGP1. For flexible use the polarities of all the outputs can be modified. The default polarity for the qualifier and reference signals is logic 1 (active).

Table 19 shows the relevant and supported SAV and EAV coding.

#### Table 19 SAV/EAV codes on I port

EVENT DESCRIPTION	MSB <sup>(2)</sup> OF SAV	//EAV BYTE = 0	MSB <sup>(2)</sup> OF SAV	COMMENT	
-	FIELD ID = 0	FIELD ID = 1	FIELD ID = 0	FIELD ID = 1	
Next pixel is FIRST pixel of any active line	0E	49	80	C7	HREF = active; VREF = active
Previous pixel was LAST pixel of any active line, but not the last	13	54	9D	DA	HREF = inactive; VREF = active
Next pixel is FIRST pixel of any V-blanking line	25	62	AB	EC	HREF = active; VREF = inactive
Previous pixel was LAST pixel of the last active line or of any V-blanking line	38	7F	B6	F1	HREF = inactive; VREF = inactive
No valid data, don't capture and don't increment pointer		IDQ pin inactive			

#### Notes

<u>စ</u>

2004 Jul 22

1. The leading byte sequence is: FFH-00H-00H.

2. The MSB of the SAV/EAV code byte is controlled by:

a) Scaler output data: task A  $\Rightarrow$  MSB =  $\overline{\text{CONLH}}$ [90H[7]]; task B  $\Rightarrow$  MSB =  $\overline{\text{CONLH}}$ [C0H[7]].

b) VBI data slicer output data: DID[5:0]  $5DH[5:0] = 3EH \Rightarrow MSB = 1$ ; DID[5:0]  $5DH[5:0] = 3FH \Rightarrow MSB = 0$ .

invalid data or end of raw VBI line	timing reference code internal header sliced data and filling data							
00 00	FF         00         00         SAV         SDID         DC         IDI1         IDI2         D1_3         D1_4         D2_1          DDC_3         DDC_4         CS         BC         FF         00         00         EAV         00         00         [	<u> </u>						
FF 00 00 EAV	ANC header internal header sliced data	3549						
	00 FF FF DID SDID DC IDI1 IDI2 D1_3 D1_4 DDC_3 DDC_4 CS BC 00 00							
ANC header active for DID (subaddress 5DH) <3EH								
Fig.37 Sliced data formats on the I port in 8-bit mode.								

#### Table 20 Explanation to Fig.37

NAME	EXPLANATION
SAV	start of active data; see Table 21
SDID	sliced data identification: NEP <sup>(1)</sup> , EP <sup>(2)</sup> , SDID5 to SDID0, freely programmable via I <sup>2</sup> C-bus subaddress 5EH, D5 to D0, e. g. to be used as source identifier
DC	Dword count: NEP <sup>(1)</sup> , EP <sup>(2)</sup> , DC5 to DC0. DC describes the number of succeeding 32-bit words:
	<ul> <li>For SAV/EAV mode DC is fixed to 11 Dwords (byte value 4BH)</li> </ul>
	• For ANC mode it is: $DC = \frac{1}{4}(C + n)$ , where $C = 2$ (the two data identification bytes IDI1 and IDI2) and $n = n$ umber of decoded bytes according to the chosen text standard.
	It should be noted that the number of valid bytes inside the stream can be seen in the BC byte.
IDI1	internal data identification 1: $OP^{(3)}$ , FID (field 1 = 0, field 2 = 1), LineNumber8 to LineNumber3 = Dword 1 byte 1; see Table 21
IDI2	internal data identification 2: OP <sup>(3)</sup> , LineNumber2 to LineNumber0, DataType3 to DataType0 = Dword 1 byte 2; see Table 21
D <sub>n_m</sub>	Dword number <b>n</b> , byte number <b>m</b>
$D_{DC_4}$	last Dword byte 4, note: for SAV/EAV framing DC is fixed to 0BH, missing data bytes are filled up; the fill value is A0H
CS	the check sum byte, the check sum is accumulated from the SAV (respectively DID) byte to the $D_{DC_4}$ byte
BC	number of valid sliced bytes counted from the IDI1 byte
EAV	end of active data; see Table 21

#### Notes

- 1. Inverted EP (bit D7); for EP see note 2.
- 2. Even parity (bit D6) of bits D5 to D0.
- 3. Odd parity (bit D7) of bits D6 to D0.

### SAF7118

NICK NAME	COMMENT	D7	D6	D5	D4	D3	D2	D1	D0
DID, SAV,	subaddress 5DH = 00H	NEP <sup>(1)</sup>	EP <sup>(2)</sup>	0	1	0	FID <sup>(3)</sup>	l1 <sup>(4)</sup>	IO <sup>(4)</sup>
EAV	subaddress 5DH; D5 = 1	NEP <sup>(1)</sup>	EP <sup>(2)</sup>	0	D4[5DH]	D3[5DH]	D2[5DH]	D1[5DH]	D0[5DH]
	subaddress 5DH D5 = 3EH; note 5	1	FID <sup>(3)</sup>	V(6)	H <sup>(7)</sup>	P3	P2	P1	P0
	subaddress 5DH D5 = 3FH; note 5	0	FID <sup>(3)</sup>	V <sup>(6)</sup>	H <sup>(7)</sup>	P3	P2	P1	P0
SDID	programmable via subaddress 5EH	NEP <sup>(1)</sup>	EP <sup>(2)</sup>	D5[5EH]	D4[5EH]	D3[5EH]	D2[5EH]	D1[5EH]	D0[5EH]
DC <sup>(8)</sup>		NEP <sup>(1)</sup>	EP <sup>(2)</sup>	DC5	DC4	DC3	DC2	DC1	DC0
IDI1		OP <sup>(9)</sup>	FID <sup>(3)</sup>	LN8 <sup>(10)</sup>	LN7 <sup>(10)</sup>	LN6 <sup>(10)</sup>	LN5 <sup>(10)</sup>	LN4 <sup>(10)</sup>	LN3 <sup>(10)</sup>
IDI2		OP <sup>(9)</sup>	LN2 <sup>(10)</sup>	LN1 <sup>(10)</sup>	LN0 <sup>(10)</sup>	DT3 <sup>(11)</sup>	DT2 <sup>(11)</sup>	DT1 <sup>(11)</sup>	DT0 <sup>(11)</sup>
CS	check sum byte	CS6	CS6	CS5	CS4	CS3	CS2	CS1	CS0
BC	valid byte count	OP <sup>(9)</sup>	0	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0

#### Table 21 Bytes stream of the data slicer

#### Notes

- 1. NEP = inverted EP (see note 2).
- 2. EP = Even Parity of bits D5 to D0.
- 3. FID = 0: field 1; FID = 1: field 2.
- 4. I1 = 0 and I0 = 0: before line 1; I1 = 0 and I0 = 1: lines 1 to 23; I1 = 1 and I0 = 0: after line 23; I1 = 1 and I0 = 1: line 24 to end of field.
- 5. Subaddress 5DH at 3EH and 3FH are used for ITU 656 like SAV/EAV header generation; recommended value.
- 6. V = 0: active video; V = 1: blanking.
- 7. H = 0: start of line; H = 1: end of line.
- 8. DC = Data Count in Dwords according to the data type.
- 9. OP = Odd Parity of bits D6 to D0.
- 10. LN = Line Number.
- 11. DT = Data Type according to table.

#### 8.7 Audio clock generation (subaddresses 30H to 3FH)

The SAF7118 incorporates the generation of a field-locked audio clock as an auxiliary function for video capture. An audio sample clock, that is locked to the field frequency, ensures that there is always the same predefined number of audio samples associated with a field, or a set of fields. This ensures synchronous playback of audio and video after digital recording (e.g. capture to hard disk), MPEG or other compression, or non-linear editing.

#### 8.7.1 MASTER AUDIO CLOCK

The audio clock is synthesized from the same crystal frequency as the line-locked video clock is generated. The master audio clock is defined by the parameters:

• Audio master Clocks Per Field, ACPF[17:0] 32H[1:0] 31H[7:0] 30H[7:0] according to the equation:

 $ACPF[17:0] = round\left(\frac{audio\ frequency}{field\ frequency}\right)$ 

• Audio master Clocks Nominal Increment, ACNI[21:0] 36H[5:0] 35H[7:0] 34H[7:0] according to the equation:

ACNI[21:0] = round  $\left(\frac{\text{audio frequency}}{\text{crystal frequency}} \times 2^{23}\right)$ 

See Table 22 for examples.

**Remark**: For standard applications the synthesized audio clock AMCLK can be used directly as master clock and as input clock for port AMXCLK (short cut) to generate ASCLK and ALRCLK. For high-end applications it is recommended to use an external analog PLL circuit to enhance the performance of the generated audio clock.

XTALO	FIELD	ACI	PF	ACNI			
(MHz)	(Hz)	DECIMAL	HEX	DECIMAL	HEX		
MCLK = 256 × 4	48 kHz (12.288 M	Hz)					
22.44	50	245760	3C000	3210190	30FBCE		
32.11	59.94	205005	320CD	3210190	30FBCE		
04 570	50	-	_	_	_		
24.576	59.94	-	_	_	_		
$\mathbf{MCLK} = 256 \times 6$	44.1 kHz (11.289	6 MHz)					
22.44	50	225792	37200	2949362	2D00F2		
32.11	59.94	188348	2DFBC	2949362	2D00F2		
24 576	50	225792	37200	3853517	3ACCCD		
24.576	59.94	188348	2DFBC	3853517	3ACCCD		
MCLK = 256 × 3	32 kHz (8.192 MH	łz)					
22.44	50	163840	28000	2140127	20A7DF		
32.11	59.94	136670	215DE	2140127	20A7DF		
24 576	50	163840	28000	2796203	2AAAAB		
24.576	59.94	136670	215DE	2796203	2AAAAB		

 Table 22
 Programming examples for audio master clock generation

### SAF7118

#### 8.7.2 SIGNALS ASCLK AND ALRCLK

Two binary divided signals ASCLK and ALRCLK are provided for slower serial digital audio signal transmission and for channel-select. The frequencies of these signals are defined by the following parameters:

• SDIV[5:0] 38H[5:0] according to the equation:

$$f_{ASCLK} = \frac{f_{AMXCLK}}{(SDIV + 1) \times 2} \Rightarrow SDIV[5:0] = \frac{f_{AMXCLK}}{2f_{ASCLK}} - 1$$

• LRDIV[5:0] 39H[5:0] according to the equation: 
$$f_{ALRCLK} = \frac{f_{ASCLK}}{LRDIV \times 2} \Rightarrow LRDIV[5:0] = \frac{f_{ASCLK}}{2f_{ALRCLK}}$$

See Table 23 for examples.

Table 23	Programming	examples f	or ASCLK/ALRCLK	clock generation
----------	-------------	------------	-----------------	------------------

AMXCLK (MHz)	ASCLK (kHz)	SD	νıν	ALRCLK	LRDIV	
		DECIMAL	HEX	(kHz)	DECIMAL	HEX
10.000	1536	3	03	- 48	16	10
12.288	768	7	07	40	8	08
11 2200	1411.2	3	03	44.4	16	10
11.2896	2822.4	1	01	44.1	32	10
9 102	1024	3	03	22	16	10
8.192	2048	1	01	32	32	10

8.7.3 OTHER CONTROL SIGNALS

Further control signals are available to define reference clock edges and vertical references; see Table 24.

SIGNAL	DESCRIPTION				
APLL[3AH[3]]	Audio PLL mode				
	0 = PLL closed				
	1 = PLL open				
AMVR[3AH[2]]	Audio Master clock Vertical Reference				
	0 = internal V				
	1 = external V				
LRPH[3AH[1]]	ALRCLK phase				
	0 = invert ASCLK, ALRCLK edges triggered by falling edge of ASCLK				
	1 = don't invert ASCLK, ALRCLK edges triggered by rising edge of ASCLK				
SCPH[3AH[0]]	ASCLK phase				
	0 = invert AMXCLK, ASCLK edges triggered by falling edge of AMXCLK				
	1 = don't invert AMXCLK, ASCLK edges triggered by rising edge of AMXCLK				

9

• Digital real-time signal port (RT port)

The SAF7118 has 5 different I/O interfaces:

• Digital video expansion port (X port), for unscaled digital video input and output

Multistandard video decoder with adaptive

comb filter and component video input

INPUT/OUTPUT INTERFACES AND PORTS

Analog video input interface, for analog CVBS and/or

Y and C input signals and/or component video signals

- Digital image port (I port) for scaled video data output and programming
- Digital host port (H port) for extension of the image port or expansion port from 8 to 16-bit.

#### 9.1 Analog terminals

The SAF7118 has 16 analog inputs Al41 to Al44, Al31 to Al34, Al21 to Al24 and Al11 to Al14 for composite video CVBS or S-video Y/C signal pairs or component video input signals RGB plus separate sync (or  $Y-P_B-P_R$  plus separate sync).

Component signals with e.g. sync-on-Y or sync-on-green are also supported; they are fed to two ADC channels, one for the video contents, the other for sync conversion. Additionally, there are four differential reference inputs, which must be connected to ground via a capacitor equivalent to the decoupling capacitors at the 16 inputs. There are no peripheral components required other than these decoupling capacitors and 18  $\Omega/56 \Omega$  termination resistors, one set per connected input signal; see application example in Fig.47. Four anti-alias filters are integrated.

Clamp and gain control for the four ADCs are also integrated. An analog video output (pin AOUT) is provided for testing purposes.

Table 25 Analog pin description						
SYMBOL	<b>PIN</b> <sup>(1)</sup>		DESCRIPTION	BIT		
AI11 to AI14	J2, K1, K2 and L3 (27, 29, 31 and 34)	I	analog video signal inputs, e.g. 16 CVBS signals or eight Y/C pairs, or four RGB plus separate sync (or	MODE5 to MODE0		
AI21 to AI24	G4, G3, H2 and J3 (19, 21, 23 and 26)		$Y-P_B-P_R$ plus separate sync) signal groups can be connected simultaneously to this device; many combinations are possible; see Figs 51 to 91			
AI31 to AI34	E3, F2, F3 and G1 (11, 13, 15 and 18)					
AI41 to AI44	B1, D2, D1 and E1 (2, 5, 7 and 10)					
AOUT	M1 (36)	0	analog video output, for test purposes	AOSL2 to AOSL0		
AI1D, AI2D, AI3D and AI4D	K3, H1, F1 and D3 (30, 22, 14 and 6)	I	analog reference pins for differential ADC operation; connect to ground via 47 nF	-		

#### Table 25 Analog pin description

#### Note

1. Pin numbers for QFP160 in parenthesis.

#### 9.2 Audio clock signals

The SAF7118 also synchronizes the audio clock and sampling rate to the video frame rate, via a very slow PLL. This ensures that the multimedia capture and compression processes always gather the same predefined number of samples per video frame. An audio master clock AMCLK and two divided clocks ASCLK and ALRCLK are generated:

- ASCLK: can be used as audio serial clock
- ALRCLK: audio left/right channel clock.

The ratios are programmable; see Section 8.7.

#### Table 26 Audio clock pin description

SYMBOL	<b>PIN</b> <sup>(1)</sup>	I/O	DESCRIPTION	BIT
AMCLK	P11 (72)	0	audio master clock output	ACPF[17:0] 32H[1:0] 31H[7:0] 30H[7:0] and ACNI[21:0] 36H[5:0] 35H[7:0] 34H[7:0]
AMXCLK	M12 (76)	Ι	external audio master clock input for the clock division circuit, can be directly connected to output AMCLK for standard applications	-
ASCLK	N11 (74)	0	serial audio clock output, can be synchronized to rising or falling edge of AMXCLK	SDIV[5:0] 38H[5:0] and SCPH[3AH[0]]
ALRCLK	P12 (75)	0	audio channel (left/right) clock output, can be synchronized to rising or falling edge of ASCLK	LRDIV[5:0] 39H[5:0] and LRPH[3AH[1]]

#### Note

1. Pin numbers for QFP160 in parenthesis.

#### 9.3 Clock and real-time synchronization signals

For the generation of the line-locked video (pixel) clock LLC, and of the frame-locked audio serial bit clock, a crystal accurate frequency reference is required. An oscillator is built-in for fundamental or third harmonic crystals. The supported crystal frequencies are 32.11 or 24.576 MHz (defined during reset by strapping pin ALRCLK).

Alternatively pin XTALI can be driven from an external single-ended oscillator.

The crystal oscillation can be propagated as a clock to other ICs in the system via pin XTOUT.

The Line-Locked Clock (LLC) is the double pixel clock of nominal 27 MHz. It is locked to the selected video input, generating baseband video pixels according to *"ITU recommendation 601"*. In order to support interfacing circuits, a direct pixel clock (LLC2) is also provided.

The pins for line and field timing reference signals are RTCO, RTS1 and RTS0. Various real-time status information can be selected for the RTS pins. The signals are always available (output) and reflect the synchronization operation of the decoder part in the SAF7118. The function of the RTS1 and RTS0 pins can be defined by bits RTSE1[3:0] 12H[7:4] and RTSE0[3:0] 12H[3:0].

SYMBOL	<b>PIN</b> <sup>(1)</sup>	I/O	DESCRIPTION	BIT			
Crystal os	Crystal oscillator						
XTALI	B4 (155)	I	input for crystal oscillator or reference clock	-			
XTALO	A3 (156)	0	output of crystal oscillator	-			
XTOUT	A2 (158)	0	reference (crystal) clock output drive (optional)	XTOUTE[14H[3]]			
Real-time	Real-time signals (RT port)						
LLC	P4 (46)	0	line-locked clock, nominal 27 MHz, double pixel clock locked to the selected video input signal	-			
LLC2	N5 (48)	0	line-locked pixel clock, nominal 13.5 MHz	-			
RTCO	L10 (71)	0	real-time control output, transfers real-time status information supporting RTC level 3.1 (see document <i>"RTC Functional Description"</i> , available on request)	_			
RTS0	M10 (69)	0	real-time status information line 0, can be programmed to carry various real-time information; see Table 57	RTSE0[3:0] 12H[3:0]			
RTS1	N10 (70)	0	real-time status information line 1, can be programmed to carry various real-time information; see Table 58	RTSE1[3:0] 12H[7:4]			

#### Table 27 Clock and real-time synchronization signals

#### Note

1. Pin numbers for QFP160 in parenthesis.

#### 9.4 Interrupt handling

#### 9.4.1 INTERRUPT FLAGS

The pin INT\_A is an open-drain output (active LOW). All flags can be independently enabled. For the default setting all flags are disabled after reset. For the description of interrupt mask registers; see Section 15.4.

#### 9.4.1.1 Power state

PRDON: a power fail has been detected during normal operation, the device needs re-programming.

#### 9.4.1.2 Video decoder

INTL: interlaced/non-interlaced source detected.

HLCK: horizontal PLL state changed (locked  $\leftrightarrow$  unlocked).

HLVLN: vertical lock state changed (locked  $\leftrightarrow$  unlocked).

FIDT: detected field frequency has changed

(50 Hz  $\leftrightarrow$  60 Hz).

RDCAP: ready for capture (true  $\leftrightarrow$  false).

DCSTD[1:0]: detected colour standard has changed or colour lost.

COPRO, COLSTR and TYPE3: various levels of copy protection have changed.

9.4.1.3 VBI data slicer

VPSV: VPS identification found or lost.

PPV: PALplus identification found or lost.

CCV: Closed caption identification found or lost.

9.4.1.4 Scaler

ERROF: scaler output formatting error detected.

9.4.2 STATUS READING CONDITIONS

The status information read after an interrupt will always be the LATEST state, that means the status will not be 'frozen' when an interrupt is being generated. Therefore, if there is a long time between interrupt generation and status reading, the original trigger condition might have been overridden by the present state.

### SAF7118

#### 9.4.3 ERASING CONDITIONS

The status flags are grouped into four 8-bit registers.

The interrupt flag will only be cleared on a read access to the status register in which the signal is located which caused the interrupt. This implies that it is sufficient to clear the interrupt by reading only those registers which have been enabled by their corresponding masks.

Priority: If a new trigger condition occurs at the SAME time (clock) on which a status is being read, the flag will NOT be cleared.

#### 9.5 Video expansion port (X port)

The expansion port is intended for transporting video streams image data from other digital video circuits such as MPEG encoder/decoder and video phone codec, to the image port (I port). The expansion port consists of two groups of signals/pins:

- 8-bit data, I/O, regularly components video Y-C<sub>B</sub>-C<sub>R</sub>
   4: 2: 2, i.e. C<sub>B</sub>-Y-C<sub>R</sub>-Y, byte serial, exceptionally raw video samples (e.g. ADC test). In input mode the data bus can be extended to 16-bit by pins HPD7 to HPD0.
- Clock, synchronization and auxiliary signals, accompanying the data stream, I/O.

As output, these are direct copies of the decoder signals.

The data transfers through the expansion port represent a single D1 port, with half duplex mode. The SAV and EAV codes may be inserted optionally for data input (controlled by bit XCODE[92H[3]]). The input/output direction is switched for complete fields only.

SYMBOL	<b>PIN</b> <sup>(1)</sup>	I/O	DESCRIPTION	BIT
XPD7 to XPD0	C11, A11, B10, A10, B9, A9, B8 and A8 (127, 128, 130, 131, 134, 135, 138 and 139)	I/O	X port data: in output mode controlled by decoder section, data format see Table 29; in input mode $Y-C_B-C_R 4 : 2 : 2$ serial input data or luminance part of a 16-bit $Y-C_B-C_R 4 : 2 : 2$ input	OFTS[2:0] 13H[2:0], 91H[7:0] and C1H[7:0]
XCLK	A7 (143)	I/O	clock at expansion port: if output, then copy of LLC; as input normally a double pixel clock of up to 32 MHz or a gated clock (clock gated with a qualifier)	XCKS[92H[0]]
XDQ	B7 (144)	I/O	data valid flag of the expansion port input (qualifier): if output, then decoder (HREF and VGATE) gate (see Fig.30)	_
XRDY	A6 (146)	0	data request flag = ready to receive, to work with optional buffer in external device, to prevent internal buffer overflow; second function: input related task flag A/B	XRQT[83H[2]]
XRH	C7 (141)	I/O	horizontal reference signal for the X port: as output: HREF or HS from the decoder (see Fig.30); as input: a reference edge for horizontal input timing and a polarity for input field ID detection can be defined	XRHS[13H[6]], XFDH[92H[6]] and XDH[92H[2]]
XRV	D8 (140)	I/O	vertical reference signal for the X port: as output: V123 or field ID from the decoder, see Figs 28 and 29; as input: a reference edge for vertical input timing and for input field ID detection can be defined	XRVS[1:0] 13H[5:4], XFDV[92H[7]] and XDV[1:0] 92H[5:4]
XTRI	B11 (126)	I	port control: switches X port input 3-state	XPE[1:0] 83H[1:0]

#### Table 28 Signals dedicated to the expansion port

#### Note

1. Pin numbers for QFP160 in parenthesis.

#### 9.5.1 X PORT CONFIGURED AS OUTPUT

If data output is enabled at the expansion port, then the data stream from the decoder is presented. The data format of the 8-bit data bus is dependent on the chosen data type, selectable by the line control registers LCR2 to LCR24; see Table 4. In contrast to the image port, the sliced data format is not available on the expansion port. Instead, raw CVBS samples are always transferred if any sliced data type is selected.

Some details of data types on the expansion port are as follows:

• Active video (data type 15): contains component  $Y-C_B-C_R 4: 2: 2$  signal, 720 active pixels per line. The amplitude and offsets are programmable via DBRI7 to DBRI0, DCON7 to DCON0, DSAT7 to DSAT0, OFFU1, OFFU0, OFFV1 and OFFV0. The nominal levels are illustrated in Fig.19.

• **Test line** (data type 6): is similar to the active video format, with some constraints within the data processing:

 adaptive chrominance comb filter, vertical filter (chrominance comb filter for NTSC standards, PAL phase error correction) within the chrominance processing are disabled

 adaptive luminance comb filter, peaking and chrominance trap are bypassed within the luminance processing.

This data type is defined for future enhancements. It could be activated for lines containing standard test signals within the vertical blanking period. Currently the most sources do not contain test lines. The nominal levels are illustrated in Fig.19.

• Raw samples (data types 0 to 5 and 7 to 14): C<sub>B</sub>-C<sub>R</sub> samples are similar to data type 6, but CVBS samples are transferred instead of processed luminance samples within the Y time slots.

The amplitude and offset of the CVBS signal is programmable via RAWG7 to RAWG0 and RAWO7 to RAWO0; see Chapter 15, Tables 64 and 65. The nominal levels are illustrated in Fig.20.

The relationship of LCR programming to line numbers is described in Section 8.3, Tables 5 to 8.

The data type selections by LCR are overruled by setting OFTS2 = 1 (subaddress 13H bit D2). This setting is mainly intended for device production test. The VPO-bus carries the upper or lower 8 bits of the two ADCs depending on the OFTS[1:0] 13H[1:0] settings; see Table 59. The input configuration is done via MODE[5:0] 02H[5:0] settings; see Table 41. If a Y/C mode is selected, the expansion port carries the multiplexed output signals of both ADCs, and in CVBS mode the output of only one ADC. No timing reference codes are generated in this mode.

**Remark**: The LSBs (bit D0) of the ADCs are also available on pin RTS0; see Table 57.

The SAV/EAV timing reference codes define the start and end of valid data regions. The ITU-blanking code sequence '- 80 - 10 - 80 - 10 -...' is transmitted during the horizontal blanking period between EAV and SAV.

The position of the F-bit is constant in accordance with ITU 656; see Tables 31 and 32.

The V-bit can be generated in two different ways (see Tables 31 and 32) controlled via OFTS1 and OFTS0; see Table 59.

The F and V bits change synchronously with the EAV code.

 ANK ERIC			EFE		6 ICE X) <sup>(1)</sup>		720	PIXEL	_S Y∙	-C <sub>B</sub> -C	<sub>R</sub> 4:	2::	2 DATA <sup>(2</sup>	2)		TIN EFE DDE		ICE		ANKI ERIO	
 80	10	FF	00	00	SAV	$C_B 0$	Y0	$C_R 0$	Y1	$C_B 2$	Y2		C <sub>R</sub> 718	Y719	FF	00	00	EAV	80	10	

Table 29 Data format on the expansion port

#### Notes

1. The generation of the timing reference codes can be suppressed by setting OFTS[2:0] to 010; see Table 59. In this event the code sequence is replaced by the standard '- 80 - 10 -' blanking values.

2. If raw samples or sliced data are selected by the line control registers (LCR2 to LCR24), the Y samples are replaced by CVBS samples.

## SAF7118

 Table 30
 SAV/EAV format on expansion port XPD7 to XPD0

BIT D7	BIT D6 (F)	BIT D5 (V)	BIT D4 (H)	BIT D3 (P3)	BIT D2 (P2)	BIT D1 (P1)	BIT D0 (P0)
1	field bit 1st field: F = 0 2nd field: F = 1	vertical blanking bit VBI: V = 1 active video: V = 0	format H = 0 in SAV format H = 1 in EAV format	recomm	reserved; evaluation not recommended (protection bits according to ITU 656)		bits
	for vertical timing se	ee Tables 31 and 32					

### Table 31 525 lines/60 Hz vertical timing

		V					
LINE NUMBER	F (ITU 656)	OFTS[2:0] = 000 (ITU 656)	OFTS[2:0] = 001				
1 to 3	1	1	according to selected VGATE				
4 to 19	0	1	position type via VSTA and VSTO				
20	0	0	(subaddresses 15H to 17H); see Tables 61 to 63				
21	0	0					
22 to 261	0	0					
262	0	0					
263	0	0					
264 and 265	0	1					
266 to 282	1	1					
283	1	0					
284	1	0					
285 to 524	1	0					
525	1	0					

Table 32 625 lines/50 Hz vertical timing

	E (ITU 656)	v					
	F (ITU 656)	OFTS[2:0] = 000 (ITU 656)	OFTS[1:0] = 10				
1 to 22	0	1	according to selected VGATE				
23	0	0	position type via VSTA and VSTO				
24 to 309	0	0	see Tables 61 to 63				
310	0	0					
311 and 312	0	1					
313 to 335	1	1					
336	1	0					
337 to 622	1	0					
623	1	0					
624 and 625	1	1					

#### 9.5.2 X PORT CONFIGURED AS INPUT

If the data input mode is selected at the expansion port, then the scaler can select its input data stream from the on-chip video decoder, or from the expansion port (controlled by bit SCSRC[1:0] 91H[5:4]). Byte serial  $Y-C_B-C_R 4 : 2 : 2$ , or subsets for other sampling schemes, or raw samples from an external ADC may be input (see also bits FSC[2:0] 91H[2:0]). The input stream must be accompanied by an external clock (XCLK), qualifier XDQ and reference signals XRH and XRV. Instead of the reference signal, embedded SAV and EAV codes according to ITU 656 are also accepted. The protection bits are not evaluated.

XRH and XRV carry the horizontal and vertical synchronization signals for the digital video stream through the expansion port. The field ID of the input video stream is carried in the phase (edge) of XRV and state of XRH, or directly as FS (frame sync, odd/even signal) on the XRV pin (controlled by XFDV[92H[7]], XFDH[92H[6]] and XDV[1:0] 92H[5:4]).

The trigger events on XRH (rising/falling edge) and XRV (rising/falling/both edges) for the scalers acquisition window are defined by XDV[1:0] 92H[5:4] and XDH[92H[2]]. The signal polarity of the qualifier can also be defined (bit XDQ[92H[1]]). Alternatively to a qualifier, the input clock can be applied to a gated clock (clock gated with a data qualifier, controlled by bit XCKS[92H[0]]). In this event, all input data will be qualified.

As the VBI data slicer may have different requirements for its input reference signals from X port XRV, XRH, XDQ, XCLK and XPD7 to XPD0, a second set of parameters is available for defining the meaning of the X port input signals and polarities for the VBI data slicer input path. These bits are defined in subaddresses 81H and 82H.

#### 9.6 Image port (I port)

The image port transfers data from the scaler as well as from the VBI data slicer, if selected (maximum 33 MHz). The reference clock is available at the ICLK pin, as an output, or as an input (maximum 33 MHz). As output, ICLK is derived from the line-locked decoder or expansion port input clock. The data stream from the scaler output is normally discontinuous. Therefore valid data during a clock cycle is accompanied by a data qualifying (data valid) flag on pin IDQ. For pin constrained applications the IDQ pin can be programmed to function as a gated clock output (bit ICKS2[80H[2]]). The data formats at the image port are defined in Dwords of 32 bits (4 bytes), such as the related FIFO structures. However the physical data stream at the image port is only 16-bit or 8-bit wide; in 16-bit mode data pins HPD7 to HPD0 are used for chrominance data. The four bytes of the Dwords are serialized in words or bytes.

Available formats are as follows:

- Y-C<sub>B</sub>-C<sub>R</sub> 4 : 2 : 2
- Y-C<sub>B</sub>-C<sub>R</sub> 4 : 1 : 1
- · Raw samples
- Decoded VBI data.

For handshake with the receiving VGA controller, or other memory or bus interface circuitry, F, H and V reference signals and programmable FIFO flags are provided. The information is provided on pins IGP0, IGP1, IGPH and IGPV. The functionality on these pins is controlled via subaddresses 84H and 85H.

VBI data is collected over an entire line in its own FIFO, and transferred as an uninterrupted block of bytes. Decoded VBI data can be signed by the VBI flag on pin IGP0 or IGP1.

As scaled video data and decoded VBI data may come from different and asynchronous sources, an arbitration scheme is needed. Normally the VBI data slicer has priority.

The image port consists of the pins and/or signals, as listed in Table 33.

For pin constrained applications, or interfaces, the relevant timing and data reference signals can also get encoded into the data stream. Therefore the corresponding pins do not need to be connected. The minimum image port configuration requires 9 pins only, i.e. 8 pins for data including codes, and 1 pin for clock or gated clock. The inserted codes are defined in close relationship to the ITU-R BT.656 (D1) recommendation, where possible.

The following deviations from *"ITU 656 recommendation"* are implemented at the SAF7118 image port interface:

- SAV and EAV codes are only present in those lines, where data is to be transferred, i.e. active video lines, or VBI raw samples, no codes for empty lines
- There may be more or less than 720 pixels between SAV and EAV
- Data content and the number of clock cycles during horizontal and vertical blanking is undefined, and may not be constant
- Data stream may be interleaved with not-valid data codes, 00H, but SAV and EAV 4-byte codes are not interleaved with not-valid data codes
- There may be an irregular pattern of not-valid data, or IDQ, and as a result, C<sub>B</sub>-Y-C<sub>R</sub>-Y is not in a fixed phase to a regular clock divider
- VBI raw sample streams are enveloped with SAV and EAV, like normal video

- Decoded VBI data is transported as Ancillary (ANC) data, two modes:
  - direct decoded VBI data bytes (8-bit) are directly placed in the ANC data field, 00H and FFH codes may appear in data block (violation to ITU-R BT.656)
  - recoded VBI data bytes (8-bit) directly placed in ANC data field, 00H and FFH codes will be recoded to even parity codes 03H and FCH to suppress invalid ITU-R BT.656 codes.

There are no empty cycles in the ancillary code and its data field. The data codes 00H and FFH are suppressed (changed to 01H or FEH respectively) in the active video stream, as well as in the VBI raw sample stream (VBI pass-through). Optionally, the number range can be further limited.

SYMBOL	<b>PIN</b> <sup>(1)</sup>	I/O	DESCRIPTION	BIT
IPD7 to IPD0	K11, J13, J14, H13, H14, H11, G12 and G14 (92 to 94, 97 to 100 and 102)	I/O	I port data	ICODE[93H[7]], ISWP[1:0] 85H[7:6] and IPE[1:0] 87H[1:0]
ICLK	M14 (84)	I/O	continuous reference clock at image port, can be input or output, as output decoder LLC or XCLK from X port	ICKS[1:0] 80H[1:0] and IPE[1:0] 87H[1:0]
IDQ	L13 (85)	0	data valid flag at image port, qualifier, with programmable polarity; secondary function: gated clock	ICKS2[80H[2]], IDQP[85H[0]] and IPE[1:0] 87H[1:0]
IGPH	K12 (91)	0	horizontal reference output signal, copy of the H gate signal of the scaler, with programmable polarity; alternative function: HRESET pulse	IDH[1:0] 84H[1:0], IRHP[85H[1]] and IPE[1:0] 87H[1:0]
IGPV	K14 (90)	0	vertical reference output signal, copy of the V gate signal of the scaler, with programmable polarity; alternative function: VRESET pulse	IDV[1:0] 84H[3:2], IRVP[85H[2]] and IPE[1:0] 87H[1:0]
IGP1	K13 (89)	0	general purpose output signal for I port	IDG12[86H[4]], IDG1[1:0] 84H[5:4], IG1P[85H[3]] and IPE[1:0] 87H[1:0]
IGP0	L14 (87)	0	general purpose output signal for I port	IDG02[86H[5]], IDG0[1:0] 84H[7:6], IG0P[85H[4]] and IPE[1:0] 87H[1:0]
ITRDY	N12 (77)	Ι	target ready input signals	-
ITRI	L12 (86)	Ι	port control, switches I port into 3-state	IPE[1:0] 87H[1:0]

#### Table 33 Signals dedicated to the image port

### Note

1. Pin numbers for QFP160 in parenthesis.

#### 9.7 Host port for 16-bit extension of video data I/O (H port)

The H port pins HPD can be used for extension of the data I/O paths to 16-bit.

The I port has functional priority. If I8\_16[93H[6]] is set to logic 1 the output drivers of the H port are enabled depending on the I port enable control. For I8\_16 = 0, the HPD output is disabled.

Table 34 Signals dedicated to the host port

SYMBOL	<b>PIN</b> <sup>(1)</sup>	I/O	DESCRIPTION	BIT
HPD7 to HPD0	G13, F14, F13, E14, E12, E13, E11 and D14 (103, 105, 107 and 109 to 113)	I/O	C C	IPE[1:0] 87H[1:0], ITRI[8FH[6]] and I8_16[93H[6]]

#### Note

1. Pin numbers for QFP160 in parenthesis.

## 9.8 Basic input and output timing diagrams I port and X port

#### 9.8.1 I PORT OUTPUT TIMING

The following diagrams illustrate the output timing via the I port. IGPH and IGPV are logic 1 active gate signals. If reference pulses are programmed, these pulses are generated on the rising edge of the logic 1 active gates. Valid data is accompanied by the output data qualifier on pin IDQ. In addition invalid cycles are marked with output code 00H.


The IDQ output pin may be defined to be a gated clock output signal (ICLK AND internal IDQ).


#### 9.8.2 X PORT INPUT TIMING


At the X port the input timing requirements are the same as those for the I port output. But different to those below:


- It is not necessary to mark invalid cycles with a 00H code
- No constraints on the input qualifier (can be a random pattern)
- XCLK may be a gated clock (XCLK AND external XDQ).


**Remark**: All timings illustrated in Figs 38 to 44 are given for an uninterrupted output stream (no handshake with the external hardware).

















### **10 BOUNDARY SCAN TEST**

The SAF7118 has built-in logic and 5 dedicated pins to support boundary scan testing which allows board testing without special hardware (nails). The SAF7118 follows the "IEEE Std. 1149.1 - Standard Test Access Port and Boundary-Scan Architecture" set by the Joint Test Action Group (JTAG) chaired by Philips.

Multistandard video decoder with adaptive

The 5 special pins are Test Mode Select (TMS), Test Clock (TCK), Test Reset (TRST), Test Data Input (TDI) and Test Data Output (TDO).

Table 35 BST instructions supported by the SAF7118

INSTRUCTION DESCRIPTION **BYPASS** This mandatory instruction provides a minimum length serial path (1 bit) between TDI and TDO when no test operation of the component is required. EXTEST This mandatory instruction allows testing of off-chip circuitry and board level interconnections. SAMPLE This mandatory instruction can be used to take a sample of the inputs during normal operation of the component. It can also be used to preload data values into the latched outputs of the boundary scan register. CLAMP This optional instruction is useful for testing when not all ICs have BST. This instruction addresses the bypass register while the boundary scan register is in external test mode. IDCODE This optional instruction will provide information on the components manufacturer, part number and version number. INTEST This optional instruction allows testing of the internal logic (no customer support available). USER1 This private instruction allows testing by the manufacturer (no customer support available).

Initialization of boundary scan circuit 10.1

The Test Access Port (TAP) controller of an IC should be in the reset state (TEST\_LOGIC\_RESET) when the IC is in functional mode. This reset state also forces the instruction register into a functional instruction such as IDCODE or BYPASS.

To solve the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the TEST\_LOGIC\_RESET state by setting the TRST pin LOW.

### 10.2 Device identification codes

A device identification register is specified in "IEEE Std. 1149.1b-1994". It is a 32-bit register which contains fields for the specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the possibility to check for the correct ICs mounted after production and determination of the version number of ICs during field service.


When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected between pins TDI and TDO of the IC. The identification register will load a component specific code during the CAPTURE\_DATA\_REGISTER state of the TAP controller and this code can subsequently be shifted out. At board level this code can be used to verify component manufacturer, type and version number. The device identification register contains 32 bits, numbered 31 to 0, where bit D31 is the most significant bit (nearest to TDI) and bit D0 is the least significant bit (nearest to TDO); see Fig.45.

### Product specification

## SAF7118

The Boundary Scan Test (BST) functions BYPASS, EXTEST, INTEST, SAMPLE, CLAMP and IDCODE are all supported; see Table 35. Details about the JTAG BST-TEST can be found in specification "IEEE Std. 1149.1". A file containing the detailed Boundary Scan Description Language (BSDL) description of the SAF7118 is available on request.

## SAF7118



### 11 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); all ground pins connected together and grounded (0 V); all supply pins connected together.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage		-0.5	+4.6	V
V <sub>DDA</sub>	analog supply voltage		-0.5	+4.6	V
V <sub>i(A)</sub>	input voltage at analog inputs		-0.5	+4.6	V
V <sub>i(n)</sub>	input voltage at pins XTALI, SDA and SCL		-0.5	V <sub>DDD</sub> + 0.5	V
V <sub>i(D)</sub>	input voltage at digital inputs or I/O pins	outputs in 3-state	-0.5	+4.6	V
		outputs in 3-state; note 1	-0.5	+5.5	V
$\Delta V_{SS}$	voltage difference between $V_{SSA(n)}$ and $V_{SSD(n)}$		_	100	mV
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>esd</sub>	electrostatic discharge voltage	human body model; note 2	_	±2000	V
		machine model; note 3	_	±200	V

#### Notes

- 1. Condition for maximum voltage at digital inputs or I/O pins: 3.0 V < V<sub>DDD</sub> < 3.6 V.
- 2. Class 2 according to EIA/JESD22-114-B.
- 3. Class B according to EIA/JESD22-115-A.

### **12 THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air		
	SAF7118EH		29 <sup>(1)</sup>	K/W
	SAF7118H		25 <sup>(1)</sup>	K/W

#### Note

 The overall R<sub>th(j-a)</sub> value can vary depending on the board layout. To minimize the effective R<sub>th(j-a)</sub> all power and ground pins must be connected to the power and ground layers directly. An ample copper area direct under the SAF7118 with a number of through-hole plating, which connect to the ground layer (four-layer board: second layer), can also reduce the effective R<sub>th(j-a)</sub>. Please do not use any solder-stop varnish under the chip. In addition the usage of soldering glue with a high thermal conductance after curing is recommended.

### SAF7118

### **13 CHARACTERISTICS**

 $V_{DDD}$  = 3.0 to 3.6 V;  $V_{DDA}$  = 3.1 to 3.5 V;  $T_{amb}$  = -40 to +85 °C (typical values measured at  $T_{amb}$  = 25 °C); timings and levels refer to drawings and conditions illustrated in Fig.46; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			•			•
V <sub>DDD</sub>	digital supply voltage		3.0	3.3	3.6	V
I <sub>DDD</sub>	digital supply current	X port 3-state; 8-bit I port	-	85	-	mA
P <sub>D</sub>	power dissipation digital part		-	280	-	mW
V <sub>DDA</sub>	analog supply voltage		3.1	3.3	3.5	V
I <sub>DDA</sub>	analog supply current	AOSL1 and AOSL0 = 0 CVBS mode Y/C mode component mode	-	75 130 250		mA mA mA
P <sub>A</sub>	power dissipation analog part	CVBS mode Y/C mode component mode	- - -	248 430 825	- - -	mW mW mW
P <sub>tot(A+D)</sub>	total power dissipation analog and digital part	CVBS mode Y/C mode component mode	- - -	533 710 1105	- - 1350	mW mW mW
P <sub>tot(A+D)(pd)</sub>	total power dissipation analog and digital part in power-down mode	CE pulled down to ground	-	5	-	mW
P <sub>tot(A+D)(ps)</sub>	total power dissipation analog and digital part in power-save mode	I <sup>2</sup> C-bus controlled via subaddress 88H = 0FH	-	75	-	mW
Analog part				_		
I <sub>clamp</sub>	clamping current	V <sub>I</sub> = 1 V DC	-	±8	_	μA
V <sub>i(p-p)</sub>	input voltage (peak-to-peak value)	for normal video levels 1 V (p-p), $-3 \text{ dB termination 18/56 }\Omega$ and AC coupling required; coupling capacitor is 47 nF	_	0.7	-	V
Z <sub>i</sub>	input impedance	clamping current off	200	_	_	kΩ
Ci	input capacitance		-	_	10	pF
$\alpha_{cs}$	channel crosstalk	f <sub>i</sub> < 5 MHz	-	_	-50	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
9-bit analog-	to-digital converters	5				
В	analog bandwidth	at –3 dB	_	7	-	MHz
фdiff	differential phase	amplifier plus anti-alias filter bypassed	-	2	-	deg
G <sub>diff</sub>	differential gain	amplifier plus anti-alias filter bypassed	-	2	-	%
f <sub>clk(ADC)</sub>	ADC clock frequency		25.4	_	28.6	MHz
LE <sub>dc(d)</sub>	DC differential linearity error		-	0.7	-	LSB
LE <sub>dc(i)</sub>	DC integral linearity error		-	1	-	LSB
$\Delta G_{ADC}$	ADC gain inequality	$\left(\frac{\text{maximum deviation}}{\text{minimum deviation}} - 1\right) \times 100;$ note 1	-	3	-	%
Digital input	s			•		
V <sub>IL(SCL,SDA)</sub>	LOW-level input voltage pins SDA and SCL	note 2	-0.5	_	+0.3V <sub>DD(I2C)</sub>	V
V <sub>IH(SCL,SDA)</sub>	HIGH-level input voltage pins SDA and SCL	note 2	0.7V <sub>DD(I2C)</sub>	_	V <sub>DD(I2C)</sub> + 0.5	V
V <sub>IL(XTALI)</sub>	LOW-level CMOS input voltage pin XTALI		-0.3	_	+0.8	V
V <sub>IH(XTALI)</sub>	HIGH-level CMOS input voltage pin XTALI		2.0	_	V <sub>DDD</sub> + 0.3	V
V <sub>IL(n)</sub>	LOW-level input voltage all other inputs		-0.3	_	+0.8	V
V <sub>IH(n)</sub>	HIGH-level input voltage all other inputs		2.0	_	5.5	V
ILI	input leakage current		-	-	1	μA
I <sub>LI/O</sub>	I/O leakage current		-	-	10	μA
Ci	input capacitance	I/O at high-impedance	-	_	8	pF
Digital outpu	uts; note 3					
V <sub>OL(SDA)</sub>	LOW-level output voltage pin SDA	SDA at 3 mA sink current	-	-	0.4	V
V <sub>OL(clk)</sub>	LOW-level output voltage for clocks		-0.5	_	+0.6	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>OH(clk)</sub>	HIGH-level output voltage for clocks		2.4	-	V <sub>DDD</sub> + 0.5	V
V <sub>OL(n)</sub>	LOW-level output voltage all other digital outputs		0	-	0.4	V
V <sub>OH(n)</sub>	HIGH-level output voltage all other digital outputs		2.4	_	V <sub>DDD</sub> + 0.5	V
Clock output	timing (LLC and LL	<b>.C2)</b> ; note 4				
CL	output load capacitance		15	-	50	pF
T <sub>cy</sub>	cycle time	pin LLC	35	_	39	ns
		pin LLC2	70	_	78	ns
δ	duty factors for t <sub>LLCH</sub> /t <sub>LLC</sub> and t <sub>LLC2H</sub> /t <sub>LLC2</sub>	C <sub>L</sub> = 40 pF	40	_	60	%
t <sub>r</sub>	rise time LLC and LLC2	0.2 V to V <sub>DDD</sub> – 0.2 V	-	-	5	ns
t <sub>f</sub>	fall time LLC and LLC2	$V_{DDD}$ – 0.2 V to 0.2 V	-	-	5	ns
t <sub>d(LLC-LLC2)</sub>	delay time between LLC and LLC2 output	measured at 1.5 V; $C_L = 25 \text{ pF}$	-4	-	+8	ns
Horizontal Pl	_L					-
f <sub>hor(nom)</sub>	nominal line	50 Hz field	_	15625	_	Hz
	frequency	60 Hz field	_	15734	-	Hz
$\Delta f_{hor}/f_{hor(nom)}$	permissible static deviation		-	-	5.7	%
Subcarrier P	LL					
f <sub>sc(nom)</sub>	nominal subcarrier	PAL BGHI	_	4433619	_	Hz
	frequency	NTSC M	_	3579545	-	Hz
		PAL M	_	3575612	-	Hz
		PAL N	_	3582056	-	Hz
$\Delta f_{sc}$	lock-in range		±400	-	-	Hz
Crystal oscil	lator for 32.11 MHz;	note 5				
f <sub>xtal(nom)</sub>	nominal frequency		-	32.11	-	MHz
$\Delta f_{xtal(nom)}$	permissible nominal frequency deviation		-	-	±70 × 10 <sup>-6</sup>	
$\Delta f_{xtal(nom)(T)}$	permissible nominal frequency deviation with temperature		_	-	$\pm 30 \times 10^{-6}$	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CRYSTAL SPE	CIFICATION (X1)					
T <sub>amb(X1)</sub>	ambient temperature		0	-	70	°C
CL	load capacitance		8	-	-	pF
R <sub>s</sub>	series resonance resistor		_	40	80	Ω
C <sub>1</sub>	motional capacitance		-	1.5 ±20%	-	fF
C <sub>0</sub>	parallel capacitance		_	4.3 ±20%	_	pF
Crystal osci	llator for 24.576 MHz; not	e 5				-
f <sub>xtal(nom)</sub>	nominal frequency		_	24.576	-	MHz
$\Delta f_{xtal(nom)}$	permissible nominal frequency deviation		-	-	$\pm 50 \times 10^{-6}$	
$\Delta f_{xtal(nom)(T)}$	permissible nominal frequency deviation with temperature		-	-	±20 × 10 <sup>-6</sup>	
CRYSTAL SPE	CIFICATION (X1)				•	
T <sub>amb(X1)</sub>	ambient temperature		0	-	70	°C
CL	load capacitance		8	-	-	pF
R <sub>s</sub>	series resonance resistor		-	40	80	Ω
C <sub>1</sub>	motional capacitance		-	1.5 ±20%	-	fF
C <sub>0</sub>	parallel capacitance		_	3.5 ±20%	-	pF
Clock input	timing (XCLK)					
T <sub>cy</sub>	cycle time		31	-	45	ns
δ	duty factors for t <sub>LLCH</sub> /t <sub>LLC</sub>		40	50	60	%
t <sub>r</sub>	rise time		_	-	5	ns
t <sub>f</sub>	fall time		_	-	5	ns
Data and co	ntrol signal input timing	X port, related to XCLK	input			
t <sub>SU;DAT</sub>	input data set-up time		10	-	_	ns
t <sub>HD;DAT</sub>	input data hold time		6	-	-	ns


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clock outpu	t timing	I			-1	
CL	output load capacitance		15	_	50	pF
T <sub>cy</sub>	cycle time		35	-	39	ns
δ	duty factors for t <sub>XCLKH</sub> /t <sub>XCLKL</sub>		35	_	65	%
t <sub>r</sub>	rise time	0.6 to 2.6 V	-	-	5	ns
t <sub>f</sub>	fall time	2.6 to 0.6 V	_	-	5	ns
Data and co note 4		ming X port, related to XCLI		CK[1:0]83H	l[5:4] = 00 is c	lefault);
CL	output load capacitance		15	-	50	pF
t <sub>ohd;dat</sub>	output data hold time	C <sub>L</sub> = 15 pF	4	-	_	ns
t <sub>PD</sub>	propagation delay from positive edge of XCLK output	C <sub>L</sub> = 15 pF	-	-	19	ns
Control sign	al output timing RT	port, related to LLC output				·
CL	output load capacitance		15	-	50	pF
t <sub>OHD;DAT</sub>	output hold time	C <sub>L</sub> = 15 pF	4	_	_	ns
t <sub>PD</sub>	propagation delay from positive edge of LLC output	C <sub>L</sub> = 15 pF	-	-	19	ns
ICLK output	timing					
CL	output load capacitance		15	_	50	pF
T <sub>cy</sub>	cycle time		31	-	45	ns
δ	duty factors for t <sub>ICLKH</sub> /t <sub>ICLKL</sub>		35	_	65	%
t <sub>r</sub>	rise time	0.6 to 2.6 V	-	-	5	ns
t <sub>f</sub>	fall time	2.6 to 0.6 V	_	_	5	ns

## SAF7118


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data and cor	ntrol signal output t	ming I port, related to ICLK outp	out (for IPCK	[1:0] 87H[5:	:4] = 00 is defa	ult)
CL	output load capacitance at all outputs		15	-	50	pF
t <sub>OHD;DAT</sub>	output data hold time	C <sub>L</sub> = 15 pF	4	_	-	ns
t <sub>o(d)</sub>	output delay time	C <sub>L</sub> = 15 pF	-	-	19	ns
ICLK input ti	ming					
T <sub>cy</sub>	cycle time		31	_	100	ns


#### Notes


- 1. ADC1 is not taken into account, since component video is always converted by ADC2, ADC3 and ADC4.
- 2.  $V_{DD(I2C)}$  is the supply voltage of the I<sup>2</sup>C-bus. For  $V_{DD(I2C)} = 3.3$  V then  $V_{IL(SCL,SDA)(max)} = 1$  V; for  $V_{DD(I2C)} = 5$  V then  $V_{IL(SCL,SDA)(max)} = 1.5$  V. For  $V_{DD(I2C)} = 3.3$  V then  $V_{IH(SCL,SDA)(min)} = 2.3$  V; for  $V_{DD(I2C)} = 5$  V then  $V_{IH(SCL,SDA)(min)} = 3.5$  V.
- 3. The levels must be measured with load circuits; 1.2 k $\Omega$  at 3 V (TTL load); CL = 50 pF.
- The effects of rise and fall times are included in the calculation of t<sub>OHD;DAT</sub> and t<sub>PD</sub>. Timings and levels refer to drawings and conditions illustrated in Fig.46.
- 5. The crystal oscillator drive level is typical 0.28 mW.



#### 14 APPLICATION INFORMATION







### 15 I<sup>2</sup>C-BUS DESCRIPTION

The SAF7118 supports the 'fast mode' I<sup>2</sup>C-bus specification extension (data rate up to 400 kbit/s).

### 15.1 I<sup>2</sup>C-bus format

ACK-s P		DATA	ACK-s	RESS	SUBAD	ACK-s	VE ADDI	SLA	S	
мнвз		— data trai (n bytes + ad								
			0	nrocedu	a \\/ı					
			<del>с</del> .	e procedui	a. wi					
		ACK-s	SUBADDRESS		S W AC	VE ADDRE	S SLA	5		
	Р	ACK-m	DATA	ACK-s DAT		VE ADDRE	Sr SLA	s		
	HB340		data transferred bytes + acknowle	(1						
			nbined).	edure (cor	. Read pro					
					·					

#### Table 36 Description of I<sup>2</sup>C-bus format

CODE	DESCRIPTION
S	START condition
Sr	repeated START condition
SLAVE ADDRESS W	'0100 0010' (42H, default) or '0100 0000' (40H; note 1)
SLAVE ADDRESS R	'0100 0011' (43H, default) or '0100 0001' (41H; note 1)
ACK-s	acknowledge generated by the slave
ACK-m	acknowledge generated by the master
SUBADDRESS	subaddress byte; see Tables 37 and 38
DATA	data byte; see Table 38; if more than one byte DATA is transmitted the subaddress pointer is automatically incremented
Р	STOP condition
Х	read/write control bit (LSB slave address); $X = 0$ , order to write (the circuit is slave receiver); $X = 1$ , order to read (the circuit is slave transmitter)

#### Note

1. If pin RTCO strapped to supply voltage via a 3.3  $k\Omega$  resistor.

## SAF7118

SUBADDRESS	DESCRIPTION	ACCESS (READ/WRITE)				
00H	chip version	read only				
F0H to FFH	reserved	_				
Video decoder: 01H to 1FH						
01H to 05H	front-end part	read and write				
06H to 19H	decoder part	read and write				
1AH to 1DH	reserved	_				
1EH and 1FH	video decoder status bytes	read only				
Component processing and int	errupt masking: 20H to 2FH					
20H to 22H	reserved	_				
23H to 25H	analog input control	read and write				
26H to 28H	reserved	_				
29H to 2CH	component control	read and write				
2DH to 2FH	interrupt mask	read and write				
Audio clock generation: 30H to	3FH					
30H to 3AH	audio clock generator	read and write				
3BH to 3FH	reserved	_				
General purpose VBI data slice	r: 40H to 7FH					
40H to 5EH	VBI data slicer	read and write				
5FH	reserved	_				
60H to 62H	VBI data slicer status	read only				
63H to 7FH	reserved	_				
X port, I port and the scaler: 80	H to EFH					
80H to 8FH	task independent global settings	read and write				
90H to BFH	task A definition	read and write				
C0H to EFH	task B definition	read and write				

Table 20 120 h siver/t ..... .

2004 Jul 22

95

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Chip version: register 00H	I	Į	1	Į	Į	ł	1	1	1
Chip version (read only)	00	ID7	ID6	ID5	ID4	_	_	_	_
Video decoder: registers 01H t	o 1FH							•	
FRONT-END PART: REGISTERS 01H	то 05Н								
Increment delay	01	(1)	WPOFF	GUDL1	GUDL0	IDEL3	IDEL2	IDEL1	IDEL0
Analog input control 1	02	FUSE1	FUSE0	MODE5	MODE4	MODE3	MODE2	MODE1	MODE0
Analog input control 2	03	(1)	HLNRS	VBSL	CPOFF	HOLDG	GAFIX	GAI28	GAI18
Analog input control 3	04	GAI17	GAI16	GAI15	GAI14	GAI13	GAI12	GAI11	GAI10
Analog input control 4	05	GAI27	GAI26	GAI25	GAI24	GAI23	GAI22	GAI21	GAI20
DECODER PART: REGISTERS 06H T	o 1FH								
Horizontal sync start	06	HSB7	HSB6	HSB5	HSB4	HSB3	HSB2	HSB1	HSB0
Horizontal sync stop	07	HSS7	HSS6	HSS5	HSS4	HSS3	HSS2	HSS1	HSS0
Sync control	08	AUFD	FSEL	FOET	HTC1	HTC0	HPLL	VNOI1	VNOI0
Luminance control	09	BYPS	YCOMB	LDEL	LUBW	LUFI3	LUFI2	LUFI1	LUF10
Luminance brightness control	0A	DBRI7	DBRI6	DBRI5	DBRI4	DBRI3	DBRI2	DBRI1	DBRI0
Luminance contrast control	0B	DCON7	DCON6	DCON5	DCON4	DCON3	DCON2	DCON1	DCON0
Chrominance saturation control	0C	DSAT7	DSAT6	DSAT5	DSAT4	DSAT3	DSAT2	DSAT1	DSAT0
Chrominance hue control	0D	HUEC7	HUEC6	HUEC5	HUEC4	HUEC3	HUEC2	HUEC1	HUEC0
Chrominance control 1	0E	CDTO	CSTD2	CSTD1	CSTD0	DCVF	FCTC	AUTO0	CCOMB
Chrominance gain control	0F	ACGC	CGAIN6	CGAIN5	CGAIN4	CGAIN3	CGAIN2	CGAIN1	CGAIN0
Chrominance control 2	10	OFFU1	OFFU0	OFFV1	OFFV0	CHBW	LCBW2	LCBW1	LCBW0
Mode/delay control	11	COLO	RTP1	HDEL1	HDEL0	RTP0	YDEL2	YDEL1	YDEL0
RT signal control	12	RTSE13	RTSE12	RTSE11	RTSE10	RTSE03	RTSE02	RTSE01	RTSE00
RT/X port output control	13	RTCE	XRHS	XRVS1	XRVS0	HLSEL	OFTS2	OFTS1	OFTS0
Analog/ADC/compatibility control	14	CM99	UPTCV	AOSL1	AOSL0	XTOUTE	AUTO1	APCK1	APCK0
VGATE start, FID change	15	VSTA7	VSTA6	VSTA5	VSTA4	VSTA3	VSTA2	VSTA1	VSTA0
VGATE stop	16	VSTO7	VSTO6	VSTO5	VSTO4	VSTO3	VSTO2	VSTO1	VSTO0

Philips Semiconductors

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Miscellaneous, VGATE configuration and MSBs	17	LLCE	LLC2E	LATY2	LATY1	LATY0	VGPS	VSTO8	VSTA8
Raw data gain control	18	RAWG7	RAWG6	RAWG5	RAWG4	RAWG3	RAWG2	RAWG1	RAWG0
Raw data offset control	19	RAWO7	RAWO6	RAWO5	RAWO4	RAWO3	RAWO2	RAWO1	RAWO0
Reserved	1A to 1D	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Status byte 1 video decoder (read only)	1E	-	HLCK	SLTCA	GLIMT	GLIMB	WIPA	DCSTD1	DCSTD0
Status byte 2 video decoder (read only)	1F	INTL	HLVLN	FIDT	_	TYPE3	COLSTR	COPRO	RDCAP
Component processing and in	terrupt ma	sking part:	registers 20H	to 2FH			•		
Reserved	20 to 22	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Analog input control 5	23	AOSL2	ADPE	EXCLK	REFA	(1)	EXMCE	GAI48	GAI38
Analog input control 6	24	GAI37	GAI36	GAI35	GAI34	GAI33	GAI32	GAI31	GAI30
Analog input control 7	25	GAI47	GAI46	GAI45	GAI44	GAI43	GAI42	GAI41	GAI40
Reserved	26 to 28	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Component delay	29	FSWE	FSWI	FSWDL1	FSWDL0	CMFI	CPDL2	CPDL1	CPDL0
Component brightness control	2A	CBRI7	CBRI6	CBRI5	CBRI4	CBRI3	CBRI2	CBRI1	CBRI0
Component contrast control	2B	CCON7	CCON6	CCON5	CCON4	CCON3	CCON2	CCON1	CCON0
Component saturation control	2C	CSAT7	CSAT6	CSAT5	CSAT4	CSAT3	CSAT2	CSAT1	CSAT0
Interrupt mask 1	2D	(1)	(1)	(1)	MVPSV	MPPV	MCCV	(1)	MERROF
Interrupt mask 2	2E	(1)	MHLCK	(1)	(1)	(1)	(1)	MDCSTD1	MDCSTD0
Interrupt mask 3	2F	MINTL	MHLVLN	MFIDT	(1)	MTYPE3	MCOLSTR	MCOPRO	MRDCAP
Audio clock generator part: re	gisters 30H	to 3FH					•		
Audio master clock cycles per	30	ACPF7	ACPF6	ACPF5	ACPF4	ACPF3	ACPF2	ACPF1	ACPF0
field	31	ACPF15	ACPF14	ACPF13	ACPF12	ACPF11	ACPF10	ACPF9	ACPF8
	32	(1)	(1)	(1)	(1)	(1)	(1)	ACPF17	ACPF16
Reserved	33	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Audio master clock nominal	34	ACNI7	ACNI6	ACNI5	ACNI4	ACNI3	ACNI2	ACNI1	ACNI0
increment	35	ACNI15	ACNI14	ACNI13	ACNI12	ACNI11	ACNI10	ACNI9	ACNI8
	36	(1)	(1)	ACNI21	ACNI20	ACNI19	ACNI18	ACNI17	ACNI16

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

Product specification

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Reserved	37	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Clock ratio AMXCLK to ASCLK	38	(1)	(1)	SDIV5	SDIV4	SDIV3	SDIV2	SDIV1	SDIV0
Clock ratio ASCLK to ALRCLK	39	(1)	(1)	LRDIV5	LRDIV4	LRDIV3	LRDIV2	LRDIV1	LRDIV0
Audio clock generator basic setup	3A	(1)	(1)	(1)	(1)	APLL	AMVR	LRPH	SCPH
Reserved	3B to 3F	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
General purpose VBI data slice	er part: reg	jisters 40H t	o 7FH					•	•
Slicer control 1	40	(1)	HAM_N	FCE	HUNT_N	(1)	(1)	(1)	(1)
LCR2 to LCR24 (n = 2 to 24)	41 to 57	LCRn_7	LCRn_6	LCRn_5	LCRn_4	LCRn_3	LCRn_2	LCRn_1	LCRn_0
Programmable framing code	58	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0
Horizontal offset for slicer	59	HOFF7	HOFF6	HOFF5	HOFF4	HOFF3	HOFF2	HOFF1	HOFF0
Vertical offset for slicer	5A	VOFF7	VOFF6	VOFF5	VOFF4	VOFF3	VOFF2	VOFF1	VOFF0
Field offset and MSBs for horizontal and vertical offset	5B	FOFF	RECODE	(1)	VOFF8	(1)	HOFF10	HOFF9	HOFF8
Reserved (for testing)	5C	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Header and data identification (DID) code control	5D	FVREF	(1)	DID5	DID4	DID3	DID2	DID1	DID0
Sliced data identification (SDID) code	5E	(1)	(1)	SDID5	SDID4	SDID3	SDID2	SDID1	SDID0
Reserved	5F	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Slicer status byte 0 (read only)	60	_	FC8V	FC7V	VPSV	PPV	CCV	_	_
Slicer status byte 1 (read only)	61	_	_	F21_N	LN8	LN7	LN6	LN5	LN4
Slicer status byte 2 (read only)	62	LN3	LN2	LN1	LN0	DT3	DT2	DT1	DT0
Reserved	63 to 7F	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
X port, I port and the scaler pa	rt: register	s 80H to EF	H						
TASK INDEPENDENT GLOBAL SETTI	NGS: 80H TO	o 8FH							
Global control 1	80	(1)	SMOD	TEB	TEA	ICKS3	ICKS2	ICKS1	ICKS0
Reserved	81 and 82	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
X port I/O enable and output clock phase control	83	(1)	(1)	XPCK1	XPCK0	(1)	XRQT	XPE1	XPE0

Multistandard video decoder with adaptive comb filter and component video input

Product specification

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
I port signal definitions	84	IDG01	IDG00	IDG11	IDG10	IDV1	IDV0	IDH1	IDH0
I port signal polarities	85	ISWP1	ISWP0	ILLV	IG0P	IG1P	IRVP	IRHP	IDQP
I port FIFO flag control and arbitration	86	VITX1	VITX0	IDG02	IDG12	FFL1	FFL0	FEL1	FEL0
I port I/O enable, output clock and gated clock phase control	87	IPCK3	IPCK2	IPCK1	IPCK0	(1)	(1)	IPE1	IPE0
Power save/ADC port control	88	DOSL1	DOSL0	SWRST	DPROG	SLM3	(1)	SLM1	SLM0
Reserved	89 to 8E	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Status information scaler part	8F	XTRI	ITRI	FFIL	FFOV	PRDON	ERROF	FIDSCI	FIDSCO
TASK A DEFINITION: REGISTERS 90	H TO BFH								
Basic settings and acquisition wi	ndow defini	ition							
Task handling control	90	CONLH	OFIDC	FSKP2	FSKP1	FSKP0	RPTSK	STRC1	STRC0
X port formats and configuration	91	CONLV	HLDFV	SCSRC1	SCSRC0	SCRQE	FSC2	FSC1	FSC0
X port input reference signal definition	92	XFDV	XFDH	XDV1	XDV0	XCODE	XDH	XDQ	XCKS
I port output formats and configuration	93	ICODE	I8_16	FYSK	FOI1	FOI0	FSI2	FSI1	FSI0
Horizontal input window start	94	XO7	XO6	XO5	XO4	XO3	XO2	XO1	XO0
	95	(1)	(1)	(1)	(1)	XO11	XO10	XO9	XO8
Horizontal input window length	96	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0
	97	(1)	(1)	(1)	(1)	XS11	XS10	XS9	XS8
Vertical input window start	98	YO7	YO6	YO5	YO4	YO3	YO2	YO1	YO0
	99	(1)	(1)	(1)	(1)	YO11	YO10	YO9	YO8
Vertical input window length	9A	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0
	9B	(1)	(1)	(1)	(1)	YS11	YS10	YS9	YS8
Horizontal output window length	9C	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
	9D	(1)	(1)	(1)	(1)	XD11	XD10	XD9	XD8
Vertical output window length	9E	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0
	9F	(1)	(1)	(1)	(1)	YD11	YD10	YD9	YD8

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

Product specification

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
FIR filtering and prescaling			I	I	I		1	1	
Horizontal prescaling	A0	(1)	(1)	XPSC5	XPSC4	XPSC3	XPSC2	XPSC1	XPSC0
Accumulation length	A1	(1)	(1)	XACL5	XACL4	XACL3	XACL2	XACL1	XACL0
Prescaler DC gain and FIR prefilter control	A2	PFUV1	PFUV0	PFY1	PFY0	XC2_1	XDCG2	XDCG1	XDCG0
Reserved	A3	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Luminance brightness control	A4	BRIG7	BRIG6	BRIG5	BRIG4	BRIG3	BRIG2	BRIG1	BRIG0
Luminance contrast control	A5	CONT7	CONT6	CONT5	CONT4	CONT3	CONT2	CONT1	CONT0
Chrominance saturation control	A6	SATN7	SATN6	SATN5	SATN4	SATN3	SATN2	SATN1	SATN0
Reserved	A7	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Horizontal phase scaling							•	•	
Horizontal luminance scaling increment	A8	XSCY7	XSCY6	XSCY5	XSCY4	XSCY3	XSCY2	XSCY1	XSCY0
	A9	(1)	(1)	(1)	XSCY12	XSCY11	XSCY10	XSCY9	XSCY8
Horizontal luminance phase offset	AA	XPHY7	XPHY6	XPHY5	XPHY4	XPHY3	XPHY2	XPHY1	XPHY0
Reserved	AB	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Horizontal chrominance scaling	AC	XSCC7	XSCC6	XSCC5	XSCC4	XSCC3	XSCC2	XSCC1	XSCC0
increment	AD	(1)	(1)	(1)	XSCC12	XSCC11	XSCC10	XSCC9	XSCC8
Horizontal chrominance phase offset	AE	XPHC7	XPHC6	XPHC5	XPHC4	XPHC3	XPHC2	XPHC1	XPHC0
Reserved	AF	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Vertical scaling									
Vertical luminance scaling	B0	YSCY7	YSCY6	YSCY5	YSCY4	YSCY3	YSCY2	YSCY1	YSCY0
increment	B1	YSCY15	YSCY14	YSCY13	YSCY12	YSCY11	YSCY10	YSCY9	YSCY8
Vertical chrominance scaling	B2	YSCC7	YSCC6	YSCC5	YSCC4	YSCC3	YSCC2	YSCC1	YSCC0
increment	B3	YSCC15	YSCC14	YSCC13	YSCC12	YSCC11	YSCC10	YSCC9	YSCC8
Vertical scaling mode control	B4	(1)	(1)	(1)	YMIR	(1)	(1)	(1)	YMODE
Reserved	B5 to B7	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Vertical chrominance phase offset '00'	B8	YPC07	YPC06	YPC05	YPC04	YPC03	YPC02	YPC01	YPC00

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

Product specification

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Vertical chrominance phase offset '01'	B9	YPC17	YPC16	YPC15	YPC14	YPC13	YPC12	YPC11	YPC10
Vertical chrominance phase offset '10'	BA	YPC27	YPC26	YPC25	YPC24	YPC23	YPC22	YPC21	YPC20
Vertical chrominance phase offset '11'	BB	YPC37	YPC36	YPC35	YPC34	YPC33	YPC32	YPC31	YPC30
Vertical luminance phase offset '00'	BC	YPY07	YPY06	YPY05	YPY04	YPY03	YPY02	YPY01	YPY00
Vertical luminance phase offset '01'	BD	YPY17	YPY16	YPY15	YPY14	YPY13	YPY12	YPY11	YPY10
Vertical luminance phase offset '10'	BE	YPY27	YPY26	YPY25	YPY24	YPY23	YPY22	YPY21	YPY20
Vertical luminance phase offset '11'	BF	YPY37	YPY36	YPY35	YPY34	YPY33	YPY32	YPY31	YPY30
TASK B DEFINITION REGISTERS CO	Н то EFH								
Basic settings and acquisition wir	ndow defin	ition							
Task handling control	C0	CONLH	OFIDC	FSKP2	FSKP1	FSKP0	RPTSK	STRC1	STRC0
X port formats and configuration	C1	CONLV	HLDFV	SCSRC1	SCSRC0	SCRQE	FSC2	FSC1	FSC0
Input reference signal definition	C2	XFDV	XFDH	XDV1	XDV0	XCODE	XDH	XDQ	XCKS
I port formats and configuration	C3	ICODE	l8_16	FYSK	FOI1	FOI0	FSI2	FSI1	FSI0
Horizontal input window start	C4	XO7	XO6	XO5	XO4	XO3	XO2	XO1	XO0
	C5	(1)	(1)	(1)	(1)	XO11	XO10	XO9	XO8
Horizontal input window length	C6	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0
	C7	(1)	(1)	(1)	(1)	XS11	XS10	XS9	XS8
Vertical input window start	C8	YO7	YO6	YO5	YO4	YO3	YO2	YO1	YO0
	C9	(1)	(1)	(1)	(1)	YO11	YO10	YO9	YO8
Vertical input window length	CA	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0
	СВ	(1)	(1)	(1)	(1)	YS11	YS10	YS9	YS8
Horizontal output window length	СС	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
	CD	(1)	(1)	(1)	(1)	XD11	XD10	XD9	XD8

Multistandard video decoder with adaptive comb filter and component video input

SAF7118

100

20
4
L L
22

\_

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Vertical output window length	CE	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0
	CF	(1)	(1)	(1)	(1)	YD11	YD10	YD9	YD8
IR filtering and prescaling									
Horizontal prescaling	D0	(1)	(1)	XPSC5	XPSC4	XPSC3	XPSC2	XPSC1	XPSC0
Accumulation length	D1	(1)	(1)	XACL5	XACL4	XACL3	XACL2	XACL1	XACL0
Prescaler DC gain and FIR prefilter control	D2	PFUV1	PFUV0	PFY1	PFY0	XC2_1	XDCG2	XDCG1	XDCG0
Reserved	D3	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Luminance brightness control	D4	BRIG7	BRIG6	BRIG5	BRIG4	BRIG3	BRIG2	BRIG1	BRIG0
Luminance contrast control	D5	CONT7	CONT6	CONT5	CONT4	CONT3	CONT2	CONT1	CONT0
Chrominance saturation control	D6	SATN7	SATN6	SATN5	SATN4	SATN3	SATN2	SATN1	SATN0
Reserved	D7	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Horizontal phase scaling									
Horizontal luminance scaling	D8	XSCY7	XSCY6	XSCY5	XSCY4	XSCY3	XSCY2	XSCY1	XSCY0
increment	D9	(1)	(1)	(1)	XSCY12	XSCY11	XSCY10	XSCY9	XSCY8
Horizontal luminance phase offset	DA	XPHY7	XPHY6	XPHY5	XPHY4	XPHY3	XPHY2	XPHY1	XPHY0
Reserved	DB	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Horizontal chrominance scaling	DC	XSCC7	XSCC6	XSCC5	XSCC4	XSCC3	XSCC2	XSCC1	XSCC0
increment	DD	(1)	(1)	(1)	XSCC12	XSCC11	XSCC10	XSCC9	XSCC8
Horizontal chrominance phase offset	DE	XPHC7	XPHC6	XPHC5	XPHC4	XPHC3	XPHC2	XPHC1	XPHC0
Reserved	DF	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
Vertical scaling	•			•					•
Vertical luminance scaling	E0	YSCY7	YSCY6	YSCY5	YSCY4	YSCY3	YSCY2	YSCY1	YSCY0
increment	E1	YSCY15	YSCY14	YSCY13	YSCY12	YSCY11	YSCY10	YSCY9	YSCY8
Vertical chrominance scaling	E2	YSCC7	YSCC6	YSCC5	YSCC4	YSCC3	YSCC2	YSCC1	YSCC0
increment	E3	YSCC15	YSCC14	YSCC13	YSCC12	YSCC11	YSCC10	YSCC9	YSCC8
Vertical scaling mode control	E4	(1)	(1)	(1)	YMIR	(1)	(1)	(1)	YMODE
Reserved	E5 to E7	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)

Philips Semiconductors

Multistandard video decoder with adaptive comb filter and component video input

Product specification

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Vertical chrominance phase offset '00'	E8	YPC07	YPC06	YPC05	YPC04	YPC03	YPC02	YPC01	YPC00
Vertical chrominance phase offset '01'	E9	YPC17	YPC16	YPC15	YPC14	YPC13	YPC12	YPC11	YPC10
Vertical chrominance phase offset '10'	EA	YPC27	YPC26	YPC25	YPC24	YPC23	YPC22	YPC21	YPC20
Vertical chrominance phase offset '11'	EB	YPC37	YPC36	YPC35	YPC34	YPC33	YPC32	YPC31	YPC30
Vertical luminance phase offset '00'	EC	YPY07	YPY06	YPY05	YPY04	YPY03	YPY02	YPY01	YPY00
Vertical luminance phase offset '01'	ED	YPY17	YPY16	YPY15	YPY14	YPY13	YPY12	YPY11	YPY10
Vertical luminance phase offset '10'	EE	YPY27	YPY26	YPY25	YPY24	YPY23	YPY22	YPY21	YPY20
Vertical luminance phase offset '11'	EF	YPY37	YPY36	YPY35	YPY34	YPY33	YPY32	YPY31	YPY30

#### Note

1. All unused control bits must be programmed with logic 0 to ensure compatibility to future enhancements.

Multistandard video decoder with adaptive comb filter and component video input

Product specification

### 15.2 I<sup>2</sup>C-bus details

15.2.1 SUBADDRESS 00H

Table 39 Chip Version (CV) identification; 00H[7:4]; read only register

FUNCTION	LOGIC LEVELS					
FUNCTION	ID7 ID6 ID5 ID4					
Chip Version (CV)	CV3	CV2	CV1	CV0		

#### 15.2.2 SUBADDRESS 01H

The programming of the horizontal increment delay is used to match internal processing delays to the delay of the ADC. Use recommended position only.

#### Table 40 Horizontal increment delay; 01H[6:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D6	white peak control off	WPOFF <sup>(1)</sup>	0	white peak control active (AD signal is attenuated, if nominal luminance output white level is exceeded)
			1	white peak control disabled
D[5:4]	update hysteresis for 9-bit	GUDL[1:0]	00	off
	gain; see Fig.9		01	±1 LSB
			10	±2 LSB
			11	±3 LSB
D[3:0]	increment delay	IDEL[3:0]	1111	no update
			1110	minimum delay
			0111	recommended position
			0000	maximum delay

#### Note

1. HLNRS = 1 should not be used in combination with WPOFF = 0.

## SAF7118

#### 15.2.3 SUBADDRESS 02H

### Table 41 Analog input control 1 (AICO1); 02H[7:0]; note 1

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D[7:6]	D[7:6] analog function	FUSE[1:0]	00	amplifier plus anti-alias filter bypassed
select; see		01		
	Figs 4 and 8		10	amplifier active
		[	11	amplifier plus anti-alias filter active
CVBS	modes 1			
D[5:0]	D[5:0] mode selection	MODE[5:0]	000000	Mode 00: CVBS (automatic gain) from AI11; see Fig.51
			000001	Mode 01: CVBS (automatic gain) from AI12; see Fig.52
			000010	Mode 02: CVBS (automatic gain) from Al21; see Fig.53
		000011	Mode 03: CVBS (automatic gain) from AI22; see Fig.54	
			000100	Mode 04: CVBS (automatic gain) from AI23; see Fig.55
			000101	Mode 05: CVBS (automatic gain) from AI24; see Fig.56
Y + C I	nodes 1			
D[5:0]	D[5:0] mode selection	MODE[5:0]	000110	<b>Mode 06</b> : Y (automatic gain) from Al11 + C (gain adjustable via GAI28 to GAI20) from Al21; note 2; see Fig.57
			000111	<b>Mode 07</b> : Y (automatic gain) from Al12 + C (gain adjustable via GAl28 to GAl20) from Al22; note 2; see Fig.58
			001000	<b>Mode 08</b> : Y (automatic gain) from Al11 + C (gain adapted to Y gain) from Al21; note 2; see Fig.59
			001001	<b>Mode 09</b> : Y (automatic gain) from AI12 + C (gain adapted to Y gain) from AI22; note 2; see Fig.60
			001010	<b>Mode 0A</b> : Y (automatic gain) from AI13 + C (gain adjustable via GAI28 to GAI20) from AI23; note 2; see Fig.61
			001011	<b>Mode 0B</b> : Y (automatic gain) from AI14 + C (gain adjustable via GAI28 to GAI20) from AI24; note 2; see Fig.62
			001100	<b>Mode 0C</b> : Y (automatic gain) from AI13 + C (gain adapted to Y gain) from AI23; note 2; see Fig.63
			001101	<b>Mode 0D</b> : Y (automatic gain) from AI14 + C (gain adapted to Y gain) from AI24; note 2; see Fig.64


BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
CVBS	modes 2	<u> </u>		
D[5:0] mode selection	MODE[5:0]	001110	Mode 0E: CVBS (automatic gain) from AI13; see Fig.65	
			001111	Mode 0F: CVBS (automatic gain) from AI14; see Fig.66
		010000	Mode 10: CVBS (automatic gain) from AI31; see Fig.67	
			010001	Mode 11: CVBS (automatic gain) from AI32; see Fig.68
			010010	Mode 12: CVBS (automatic gain) from AI41; see Fig.69
			010011	Mode 13: CVBS (automatic gain) from AI42; see Fig.70
			010100	Mode 14: CVBS (automatic gain) from AI43; see Fig.71
			010101	Mode 15: CVBS (automatic gain) from AI44; see Fig.72
Y + C n	nodes 2			
D[5:0] mode selection MODE[5:0	MODE[5:0]	010110	<b>Mode 16</b> : Y (automatic gain) from Al31 + C (gain adjustable via GAl28 to GAl20) from Al41; note 2; see Fig.73	
		010111	<b>Mode 17</b> : Y (automatic gain) from AI32 + C (gain adjustable via GAI28 to GAI20) from AI42; note 2; see Fig.74	
		011000	<b>Mode 18</b> : Y (automatic gain) from Al31 + C (gain adapted to Y gain) from Al41; note 2; see Fig.75	
			011001	<b>Mode 19</b> : Y (automatic gain) from AI32 + C (gain adapted to Y gain) from AI42; note 2; see Fig.76
			011010	<b>Mode 1A</b> : Y (automatic gain) from AI33 + C (gain adjustable via GAI28 to GAI20) from AI43; note 2; see Fig.77
			011011	<b>Mode 1B</b> : Y (automatic gain) from AI34 + C (gain adjustable via GAI28 to GAI20) from AI44; note 2; see Fig.78
			011100	<b>Mode 1C</b> : Y (automatic gain) from AI33 + C (gain adapted to Y gain) from AI43; note 2; see Fig.79
			011101	<b>Mode 1D</b> : Y (automatic gain) from AI34 + C (gain adapted to Y gain) from AI44; note 2; see Fig.80
CVBS	modes 3			
D[5:0]	mode selection	MODE[5:0]	011110	Mode 1E: CVBS (automatic gain) from AI33; see Fig.81
			011111	Mode 1F: CVBS (automatic gain) from AI34; see Fig.82
Υ-Ρ <sub>Β</sub> -Ρ	<sub>R</sub> modes			
D[5:0]	mode selection	MODE[5:0]	100000	<b>Mode 20</b> : SY-P <sub>B</sub> -P <sub>R</sub> (automatic gain for sync channel only from AI11, AI21, AI31, AI41; see Fig.83
			100001	<b>Mode 21</b> : SY-P <sub>B</sub> -P <sub>R</sub> (automatic gain for sync channel only from AI12, AI22, AI32, AI42; see Fig.84
			100010 to 101101	reserved
			101110	<b>Mode 2E</b> : SY-P <sub>B</sub> -P <sub>R</sub> (automatic gain for sync channel only from AI13, AI23, AI33, AI43; see Fig.85
			101110	<b>Mode 2F</b> : SY-P <sub>B</sub> -P <sub>R</sub> (automatic gain for sync channel only from AI14, AI24, AI34, AI44; see Fig.86


### SAF7118


BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION				
RGB m	RGB modes							
D[5:0]	mode selection	MODE[5:0]	110000	<b>Mode 30</b> : SRGB (automatic gain for sync channel only) from AI11, AI21, AI31, AI41; see Fig.87				
			110001	<b>Mode 31</b> : SRGB (automatic gain for sync channel only) from AI12, AI22, AI32, AI42; see Fig.88				
			110010 to 111101	reserved				
			111110	<b>Mode 3E</b> : SRGB (automatic gain for sync channel only) from AI13, AI23, AI33, AI43; see Fig.89				
			111111	<b>Mode 3F</b> : SRGB (automatic gain for sync channel only) from Al14, Al24, Al34, Al44; see Fig.90				
VSB modes; see Fig.91								
D[5:0]	D[5:0] mode selection MODE[5	MODE[5:0]	000000	<b>Mode 00</b> : input AI11; REFA = 1, DOSL = 0, GAFIX = 1				
			000001	<b>Mode 01</b> : input AI12; REFA = 1, DOSL = 0, GAFIX = 1				
				001110	Mode 0E: input AI13; REFA = 1, DOSL = 0, GAFIX = 1			
			001111	Mode 0F: input AI14; REFA = 1, DOSL = 0, GAFIX = 1				
			000010	<b>Mode 02</b> : input Al21; REFA = 1, DOSL = 1, GAFIX = 1				
			000011	<b>Mode 03</b> : input Al22; REFA = 1, DOSL = 1, GAFIX = 1				
			000100	<b>Mode 04</b> : input Al23; REFA = 1, DOSL = 1, GAFIX = 1				
			000101	<b>Mode 05</b> : input Al24; REFA = 1, DOSL = 1, GAFIX = 1				
			010000	<b>Mode 10</b> : input AI31; REFA = 1, DOSL = 2, GAFIX = 1				
			010001	<b>Mode 11</b> : input Al32; REFA = 1, DOSL = 2, GAFIX = 1				
			011110	Mode 1E: input Al33; REFA = 1, DOSL = 2, GAFIX = 1				
			011111	Mode 1F: input AI34; REFA = 1, DOSL = 2, GAFIX = 1				
			010010	<b>Mode 12</b> : input AI41; REFA = 1, DOSL = 3, GAFIX = 1				
			010011	<b>Mode 13</b> : input AI42; REFA = 1, DOSL = 3, GAFIX = 1				
			010100	Mode 14: input AI43; REFA = 1, DOSL = 3, GAFIX = 1				
			010101	Mode 15: input AI44; REFA = 1, DOSL = 3, GAFIX = 1				


#### Notes


- 1. Always refer to Table 71, usage of bits FSWE and FSWI.
- To take full advantage of the Y/C modes 06 to 0D and 16 to 1D the I<sup>2</sup>C-bus bit BYPS (subaddress 09H, bit D7) should be set to logic 1 (full luminance bandwidth).


















#### SAF7118









#### SAF7118

SAF7118

## Multistandard video decoder with adaptive comb filter and component video input


#### AI11 AI11 AI12 AI12 AD1 LUMA AD1 LUMA AI13 AI13 AI14 AI14 CHROMA CHROMA AI21 AI21 AI22 AI22 AD2 AD2 AI23 AI23 AI24 AI24 AI31 G AI31 G AI32 AI32 AD3 AD3 AI33 AI33 AI34 AI34 ► B ► B AI41 AI41 AI42 AI42 AD4 ► R AD4 ► R AI43 AI43 AI44 MUX MUX AI44 MHB754 MHB755 Fig.67 MODE10 CVBS9. Fig.68 MODE11 CVBS10. AI11 AI11 AI12 AI12 AD1 AD1 LUMA LUMA AI13 AI13 AI14 AI14 CHROMA CHROMA AI21 AI21 AI22 AI22 AD2 AD2 AI23 AI23 AI24 AI24 AI31 ► G ► G AI31 AI32 AI32 AD3 AD3 AI33 AI33 AI34 AI34 В В AI41 · AI41 AI42 AI42 AD4 AD4 R R R AI43 AI43 MUX MUX AI44 AI44 MHB756 MHB757


Fig.70 MODE13 CVBS12.


Fig.69 MODE12 CVBS11.


SAF7118


## Multistandard video decoder with adaptive comb filter and component video input















#### SAF7118

















#### AI11 AI11 AI12 AI12 AD1 AD1 SYNC SYNC AI13 AI13 (LUMA) (LUMA) AI14 AI14 (CHROMA) (CHROMA) AI21 AI21 AI22 AI22 AD2 AD2 AI23 AI23 AI24 AI24 AI31 G AI31 ► G AI32 AI32 AD3 AD3 AI33 AI33 AI34 AI34 ► B ► B AI41 AI41 AI42 AI42 AD4 R AD4 ► R AI43 AI43 MUX MUX AI44 AI44 MHB774 MHB775 Fig.87 MODE30 SRGB1. Fig.88 MODE31 SRGB2.





#### SAF7118

#### SAF7118



#### SAF7118

15.2.4 SUBADDRESS 03H

#### Table 42 Analog input control 2 (AICO2); 03H[6:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D6	HL not reference select	HLNRS	0	normal clamping if decoder is in unlocked state
			1	reference select if decoder is in unlocked state
D5	AGC hold during vertical blanking period	VBSL	0	short vertical blanking (AGC disabled during equalization and serration pulses); <b>recommended setting</b>
			1	long vertical blanking (AGC disabled from start of pre-equalization pulses until start of active video (line 22 for 60 Hz, line 24 for 50 Hz)
D4	colour peak off	CPOFF	0	colour peak control active (AD signal is attenuated, if maximum input level is exceeded, avoids clipping effects on screen)
			1	colour peak off
D3	automatic gain control	HOLDG	0	AGC active
	integration		1	AGC integration hold (freeze)
D2	gain control fix	GAFIX	0	automatic gain controlled by MODE5 to MODE0
			1	gain is user programmable via GAI[17:10] and GAI[27:20]
D1	static gain control channel 2 sign bit	GAI28		see Table 44
D0	static gain control channel 1 sign bit	GAI18		see Table 43

#### 15.2.5 SUBADDRESS 04H

#### Table 43 Analog input control 3 (AICO3): static gain control channel 1; 03H[0] and 04H[7:0]

DECIMAL VALUE	GAIN	SIGN BIT 03H[0]		CONTROL BITS D7 TO D0									
VALUE	(dB)	GAI18	GAI17 GAI16 GAI15 GAI14 GAI13 GAI12 GAI11							GAI10			
0	-3	0	0	0	0	0	0	0	0	0			
144	0	0	1	0	0	1	0	0	0	0			
145	0	0	1	0	0	1	0	0	0	1			
511	+6	1	1	1	1	1	1	1	1	1			

#### 15.2.6 SUBADDRESS 05H

#### Table 44 Analog input control 4 (AICO4); static gain control channel 2; 03H[1] and 05H[7:0]

	GAIN	SIGN BIT 03H[1]		CONTROL BITS D7 TO D0										
VALUE	(dB)	GAI28	GAI27 GAI26 GAI25 GAI24 GAI23 GAI22 GAI21							GAI20				
0	-3	0	0	0	0	0	0	0	0	0				
144	0	0	1	0	0	1	0	0	0	0				
145	0	0	1	0	0	1	0	0	0	1				
511	+6	1	1	1	1	1	1	1	1	1				

#### SAF7118

#### 15.2.7 SUBADDRESS 06H

 Table 45
 Horizontal sync start; 06H[7:0]

DELAY TIME	CONTROL BITS D7 TO D0											
(STEP SIZE = 8/LLC)	HSB7	HSB6	HSB5	HSB4	HSB3	HSB2	HSB1	HSB0				
–128–109 (50 Hz)		forbidden (outside available central counter range)										
-128108 (60 Hz)												
–108 (50 Hz)	1	0	0	1	0	1	0	0				
–107 (60 Hz)	1	0	0	1	0	1	0	1				
108 (50 Hz)	0	1	1	0	1	1	0	0				
107 (60 Hz)	0	1	1	0	1	0	1	1				
109127 (50 Hz)	forbidden (outside available central counter range)											
108127 (60 Hz)												

#### 15.2.8 SUBADDRESS 07H

 Table 46 Horizontal sync stop; 07H[7:0]

DELAY TIME	CONTROL BITS D7 TO D0										
(STEP SIZE = 8/LLC)	HSS7	HSS6	HSS5	HSS4	HSS3	HSS2	HSS1	HSS0			
-128109 (50 Hz)		forbi	dden (outs	ide availabl	e central c	ounter rang	ge)				
-128108 (60 Hz)											
-108 (50 Hz)	1	0	0	1	0	1	0	0			
-107 (60 Hz)	1	0	0	1	0	1	0	1			
108 (50 Hz)	0	1	1	0	1	1	0	0			
107 (60 Hz)	0	1	1	0	1	0	1	1			
109127 (50 Hz)	forbidden (outside available central counter range)										
108127 (60 Hz)											

#### SAF7118

15.2.9 SUBADDRESS 08H

Table 47Sync control; 08H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	automatic field detection	AUFD	0	field state directly controlled via FSEL
			1	automatic field detection; recommended setting
D6	field selection; active if	FSEL	0	50 Hz, 625 lines
	AUFD = 0		1	60 Hz, 525 lines
D5	forced ODD/EVEN toggle	FOET	0	ODD/EVEN signal toggles only with interlaced source
			1	ODD/EVEN signal toggles fieldwise even if source is non-interlaced
D[4:3]	horizontal time constant selection	HTC[1:0]	00	TV mode, recommended for poor quality TV signals only; do not use for new applications
			01	VTR mode, recommended if a deflection control circuit is directly connected to the SAF7118
			10	reserved
			11	fast locking mode; recommended setting
D2	horizontal PLL	HPLL	0	PLL closed
			1	PLL open; horizontal frequency fixed
D[1:0]	vertical noise reduction	VNOI[1:0]	00	normal mode; recommended setting
			01	fast mode, applicable for stable sources only; automatic field detection (AUFD) <b>must</b> be disabled
			10	free running mode
			11	vertical noise reduction bypassed

#### SAF7118

15.2.10 SUBADDRESS 09H

Table 48 Luminance control; 09H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	chrominance trap/comb filter bypass	BYPS	0	chrominance trap or luminance comb filter active; default for CVBS mode
			1	chrominance trap or luminance comb filter bypassed; default for S-video mode
D6	adaptive luminance comb filter	YCOMB	0	disabled (= chrominance trap enabled, if BYPS = 0)
			1	active, if BYPS = 0
D5	processing delay in non comb filter mode	LDEL	0	processing delay is equal to internal pipelining delay; recommended setting
			1	one (NTSC standards) or two (PAL standards) video lines additional processing delay
D4	remodulation bandwidth for luminance; see Figs 14 to 17	LUBW	0	small remodulation bandwidth (narrow chroma notch $\Rightarrow$ higher luminance bandwidth)
			1	large remodulation bandwidth (wider chroma notch $\Rightarrow$ smaller luminance bandwidth)
D[3:0]	sharpness control, luminance	LUFI[3:0]	0001	resolution enhancement filter 8.0 dB at 4.1 MHz
	filter characteristic; see Fig.18		0010	resolution enhancement filter 6.8 dB at 4.1 MHz
			0011	resolution enhancement filter 5.1 dB at 4.1 MHz
			0100	resolution enhancement filter 4.1 dB at 4.1 MHz
			0101	resolution enhancement filter 3.0 dB at 4.1 MHz
			0110	resolution enhancement filter 2.3 dB at 4.1 MHz
			0111	resolution enhancement filter 1.6 dB at 4.1 MHz
			0000	plain
			1000	low-pass filter 2 dB at 4.1 MHz
			1001	low-pass filter 3 dB at 4.1 MHz
			1010	low-pass filter 3 dB at 3.3 MHz; 4 dB at 4.1 MHz
			1011	low-pass filter 3 dB at 2.6 MHz; 8 dB at 4.1 MHz
			1100	low-pass filter 3 dB at 2.4 MHz; 14 dB at 4.1 MHz
			1101	low-pass filter 3 dB at 2.2 MHz; notch at 3.4 MHz
			1110	low-pass filter 3 dB at 1.9 MHz; notch at 3.0 MHz
			1111	low-pass filter 3 dB at 1.7 MHz; notch at 2.5 MHz

#### 15.2.11 SUBADDRESS 0AH

Table 49 Luminance brightness control: decoder part; 0AH[7:0]

OFFSET	CONTROL BITS D7 TO D0										
	DBRI7	DBRI6	DBRI5	DBRI4	DBRI3	DBRI2	DBRI1	DBRI0			
255 (bright)	1	1	1	1	1	1	1	1			
128 (ITU level)	1	0	0	0	0	0	0	0			
0 (dark)	0	0	0	0	0	0	0	0			

#### SAF7118

#### 15.2.12 SUBADDRESS 0BH

#### Table 50 Luminance contrast control: decoder part; 0BH[7:0]

GAIN	CONTROL BITS D7 TO D0											
GAIN	DCON7	DCON6	DCON5	DCON4	DCON3	DCON2	DCON1	DCON0				
1.984 (maximum)	0	1	1	1	1	1	1	1				
1.063 (ITU level)	0	1	0	0	0	1	0	0				
1.0	0	1	0	0	0	0	0	0				
0 (luminance off)	0	0	0	0	0	0	0	0				
-1 (inverse luminance)	1	1	0	0	0	0	0	0				
-2 (inverse luminance)	1	0	0	0	0	0	0	0				

#### 15.2.13 SUBADDRESS 0CH

#### Table 51 Chrominance saturation control: decoder part; 0CH[7:0]

GAIN	CONTROL BITS D7 TO D0										
GAIN	DSAT7	DSAT6	DSAT5	DSAT4	DSAT3	DSAT2	DSAT1	DSAT0			
1.984 (maximum)	0	1	1	1	1	1	1	1			
1.0 (ITU level)	0	1	0	0	0	0	0	0			
0 (colour off)	0	0	0	0	0	0	0	0			
-1 (inverse chrominance)	1	1	0	0	0	0	0	0			
-2 (inverse chrominance)	1	0	0	0	0	0	0	0			

#### 15.2.14 SUBADDRESS 0DH

Table 52 Chrominance hue control; 0DH[7:0]

	CONTROL BITS D7 TO D0										
HUE PHASE (DEG)	HUEC7	HUEC6	HUEC5	HUEC4	HUEC3	HUEC2	HUEC1	HUEC0			
+178.6	0	1	1	1	1	1	1	1			
0	0	0	0	0	0	0	0	0			
–180	1	0	0	0	0	0	0	0			

#### SAF7118

#### 15.2.15 SUBADDRESS 0EH

#### Table 53 Chrominance control 1; 0EH[7:0]

ыт	DESCRIPTION	SYMDOL		F	UNCTION	
BIT	DESCRIPTION	SYMBOL	VALUE	50 Hz/625 LINES	60 Hz/525 LINES	
D7	clear DTO	CDTO	0	disabled		
			1	Every time CDTO is set, the internal subcarrier DTO phase is reset to 0° and the RTCO output generates logic 0 at time slot 68 (see document <i>"RTC Function"</i> . <i>Description"</i> , available on request). So an identical subcarrier phase can be generated by an external der (e.g. an encoder); if a DTO reset is programmed via CDTO it has always to be executed in the following w 1. Set CDTO = 0 2. Set CDTO = 1.		
D[6:4]	colour standard selection	CSTD[2:0]	000	PAL BGDHI (4.43 MHz)	NTSC M (3.58 MHz)	
	in non AUTO mode		001	NTSC 4.43 (50 Hz)	PAL 4.43 (60 Hz)	
			010	Combination-PAL N (3.58 MHz)	NTSC 4.43 (60 Hz)	
			011	NTSC N (3.58 MHz)	PAL M (3.58 MHz)	
			100	reserved	NTSC-Japan (3.58 MHz)	
			101	SECAM	reserved	
			110	reserve	ed; <b>do not use</b>	
			111	reserve	ed; <b>do not use</b>	
D[6:4]	colour standard selection in AUTO mode (AUTO	CSTD[2:0]	000	preferred standard <sup>(1)</sup> is PAL BGDHI (4.43 MHz)	preferred standard <sup>(1)</sup> is NTSC M (3.58 MHz)	
	mode is selected, if either		001	reserve	ed; <b>do not use</b>	
	AUTO0 or AUTO1 is set; see below)		010	reserve	ed; <b>do not use</b>	
			011	reserve	ed; <b>do not use</b>	
			100	preferred standard <sup>(1)</sup> is PAL BGDHI (4.43 MHz)	preferred standard <sup>(1)</sup> is NTSC-Japan (3.58 MHz, no 7.5 IRE offset)	
			101	preferred standard <sup>(1)</sup> is SECAM	preferred standard <sup>(1)</sup> is NTSC M (3.58 MHz)	
			110	reserve	ed; <b>do not use</b>	
			111	reserve	ed; <b>do not use</b>	
D3	disable chrominance vertical filter and PAL	DCVF	0	chrominance vertical filter and PAL phase error correction on (during active video lines)		
	phase error correction		1	chrominance vertical filter and PAL phase error correction permanently off		
D2	fast colour time constant	FCTC	0	nominal time constant		
			1		ecial applications (high quality a lock required, automatic	

#### SAF7118

віт	DESCRIPTION	SYMBOL	VALUE	FUNCTION				
	DESCRIPTION	STIVIDUL	VALUE	50 Hz/625 LINES	60 Hz/525 LINES			
14H[2]	automatic chrominance	AUTO[1:0]	00	disabled				
and 0EH[1]	standard detection control		01	active, filter settings and sharpness control are preset t default values according to the detected standard and mode; <b>recommended setting</b>				
			10	active, filter settings are preset to default values according to the detected standard and mode				
			11	active, but no filter presets				
D0	adaptive chrominance	CCOMB	0	disabled				
	comb filter		1	active				

#### Note

1. The meaning of 'preferred standard' is, that the internal search machine will always give priority to the selected standard, thus the recognition time for these standards is kept short.

#### 15.2.16 SUBADDRESS 0FH

 Table 54 Chrominance gain control; 0FH[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	automatic chrominance	ACGC	0	on; recommended setting
	gain control		1	programmable gain via CGAIN6 to CGAIN0; need to be set for SECAM standard
D[6:0]	chrominance gain value	CGAIN[6:0]	000 0000	minimum gain (0.5)
	(if ACGC is set to logic 1)		010 0100	nominal gain (1.125)
			111 1111	maximum gain (7.5)

#### SAF7118

#### 15.2.17 SUBADDRESS 10H

#### Table 55 Chrominance control 2; 10H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D[7:6]	fine offset adjustment B – Y component	OFFU[1:0]	00	0 LSB
			01	1⁄4 LSB
			10	1⁄2 LSB
			11	³∕₄ LSB
D[5:4]	fine offset adjustment R – Y component	OFFV[1:0]	00	0 LSB
			01	1⁄4 LSB
			10	1⁄2 LSB
			11	<sup>3</sup> ⁄ <sub>4</sub> LSB
D3	chrominance bandwidth; see Figs 12 and 13	CHBW	0	small
			1	wide
D[2:0]	combined luminance/chrominance bandwidth adjustment; see Figs 12 to 18	LCBW[2:0]	000	smallest chrominance bandwidth/largest luminance bandwidth
				to
			111	largest chrominance bandwidth/smallest luminance bandwidth

#### 15.2.18 SUBADDRESS 11H

#### Table 56 Mode/delay control; 11H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	colour on	COLO	0	automatic colour killer enabled; recommended setting
			1	colour forced on
D6	polarity of RTS1 output signal	RTP1	0	non-inverted
			1	inverted
D[5:4]	fine position of HS (steps in 2/LLC)	HDEL[1:0]	00	0
			01	1
			10	2
			11	3
D3	polarity of RTS0 output signal	RTP0	0	non-inverted
			1	inverted
D[2:0]	luminance delay compensation (steps in 2/LLC)	YDEL[2:0]	100	-4
			000	0
			011	3

#### SAF7118

15.2.19 SUBADDRESS 12H

Table 57 RT signal control: RTS0 output; 12H[3:0]

The polarity of any signal on RTS0 can be inverted via RTP0[11H[3]].

RTS0 OUTPUT	RTSE03	RTSE02	RTSE01	RTSE00
3-state	0	0	0	0
Constant LOW	0	0	0	1
CREF (13.5 MHz toggling pulse; see Fig.30)	0	0	1	0
CREF2 (6.75 MHz toggling pulse; see Fig.30)	0	0	1	1
HL; horizontal lock indicator (note 1):	0	1	0	0
HL = 0: unlocked				
HL = 1: locked				
VL; vertical and horizontal lock:	0	1	0	1
VL = 0: unlocked				
VL = 1: locked				
DL; vertical and horizontal lock and colour detected:	0	1	1	0
DL = 0: unlocked				
DL = 1: locked				
Reserved	0	1	1	1
HREF, horizontal reference signal; indicates 720 pixels valid data on the expansion port. The positive slope marks the beginning of a new active line. HREF is also generated during the vertical blanking interval (see Fig.30).	1	0	0	0
HS:	1	0	0	1
programmable width in LLC8 steps via HSB[7:0] 06H[7:0] and HSS[7:0] 07H[7:0]				
fine position adjustment in LLC2 steps via HDEL[1:0] 11H[5:4] (see Fig.30)				
HQ; HREF gated with VGATE	1	0	1	0
Reserved	1	0	1	1
V123; vertical sync (see vertical timing diagrams Figs 28 and 29)	1	1	0	0
VGATE; programmable via VSTA[8:0] 17H[0] 15H[7:0], VSTO[8:0] 17H[1] 16H[7:0] and VGPS[17H[2]]	1	1	0	1
LSBs of the 9-bit ADC's	1	1	1	0
FID; position programmable via VSTA[8:0] 17H[0] 15H[7:0]; see vertical timing diagrams Figs 28 and 29	1	1	1	1

#### Note

- 1. Function of HL is selectable via HLSEL[13H[3]]:
  - a) HLSEL = 0: HL is standard horizontal lock indicator.
  - b) HLSEL = 1: HL is fast horizontal lock indicator (use is not recommended for sources with unstable timebase e.g. VCRs).

#### SAF7118

Table 58 RT signal control: RTS1 output; 12H[7:4]

The polarity of any signal on RTS1 can be inverted via RTP1[11H[6]].

RTS1 OUTPUT	RTSE13	RTSE12	RTSE11	RTSE10
3-state	0	0	0	0
Constant LOW	0	0	0	1
CREF (13.5 MHz toggling pulse; see Fig.30)	0	0	1	0
CREF2 (6.75 MHz toggling pulse; see Fig.30)	0	0	1	1
HL; horizontal lock indicator (note 1):	0	1	0	0
HL = 0: unlocked				
HL = 1: locked				
VL; vertical and horizontal lock:	0	1	0	1
VL = 0: unlocked				
VL = 1: locked				
DL; vertical and horizontal lock and colour detected:	0	1	1	0
DL = 0: unlocked				
DL = 1: locked				
Reserved	0	1	1	1
HREF, horizontal reference signal; indicates 720 pixels valid data on the expansion port. The positive slope marks the beginning of a new active line. HREF is also generated during the vertical blanking interval (see Fig.30).	1	0	0	0
HS:	1	0	0	1
programmable width in LLC8 steps via HSB[7:0] 06H[7:0] and HSS[7:0] 07H[7:0]				
fine position adjustment in LLC2 steps via HDEL[1:0] 11H[5:4] (see Fig.30)				
HQ; HREF gated with VGATE	1	0	1	0
Reserved	1	0	1	1
V123; vertical sync (see vertical timing diagrams Figs 28 and 29)	1	1	0	0
VGATE; programmable via VSTA[8:0] 17H[0] 15H[7:0], VSTO[8:0] 17H[1] 16H[7:0] and VGPS[17H[2]]	1	1	0	1
Reserved	1	1	1	0
FID; position programmable via VSTA[8:0] 17H[0] 15H[7:0]; see vertical timing diagrams Figs 28 and 29	1	1	1	1

#### Note

- 1. Function of HL is selectable via HLSEL[13H[3]]:
  - a) HLSEL = 0: HL is standard horizontal lock indicator.
  - b) HLSEL = 1: HL is fast horizontal lock indicator (use is not recommended for sources with unstable timebase e.g. VCRs).

#### SAF7118

15.2.20 SUBADDRESS 13H

 Table 59 RT/X port output control; 13H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	RTCO output enable	RTCE	0	3-state
			1	enabled
D6	X port XRH output	XRHS	0	HREF (see Fig.30)
	selection		1	HS:
				programmable width in LLC8 steps via HSB[7:0] 06H[7:0] and HSS[7:0] 07H[7:0]
				fine position adjustment in LLC2 steps via HDEL[1:0] 11H[5:4] (see Fig.30)
D[5:4]	X port XRV output	XRVS[1:0]	00	V123 (see Figs 28 and 29)
	selection		01	ITU 656 related field ID (see Figs 28 and 29)
			10	inverted V123
			11	inverted ITU 656 related field ID
D3	horizontal lock indicator	HLSEL	0	copy of inverted HLCK status bit (default)
	selection		1	fast horizontal lock indicator (for special applications only)
D[2:0]	XPD7 to XPD0 (port	OFTS[2:0]	000	ITU 656
	output format selection); see Section 9.5		001	ITU 656 like format with modified field blanking according to VGATE position (programmable via VSTA[8:0] 17H[0] 15H[7:0], VSTO[8:0] 17H[1] 16H[7:0] and VGPS[17H[2]])
			010	Y-C <sub>B</sub> -C <sub>R</sub> 4 : 2 : 2 8-bit format (no SAV/EAV codes inserted)
			011	reserved
			100	multiplexed AD2/AD1 or AD4/AD3 bypass (bits D8 to D1) dependent on mode settings (see Section 15.2.3); if two ADCs are selected AD2/AD4 is output at CREF = 1 and AD1/AD3 is output at CREF = 0
			101	multiplexed AD2/AD1 or AD4/AD3 bypass (bits D7 to D0) dependent on mode settings (see Section 15.2.3); if two ADCs are selected AD2/AD4 is output at CREF = 1 and AD1/AD3 is output at CREF = 0
			110	reserved
			111	multiplexed ADC MSB/LSB bypass dependent on mode settings; only one ADC should be selected at a time; ADx8 to ADx1 are outputs at CREF = 1 and ADx7 to ADx0 are outputs at CREF = 0

#### SAF7118

15.2.21 SUBADDRESS 14H

#### Table 60 Analog/ADC/auto/compatibility control; 14H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	compatibility bit for	CM99	0	off (default)
	SAA7199		1	on (to be set <b>only</b> if SAA7199 is used for re-encoding <b>in conjunction with RTCO active</b> )
D6	update time interval for	UPTCV	0	horizontal update (once per line)
	AGC value		1	vertical update (once per field)
23H[7]	analog test select	AOSL[2:0]	000	AOUT connected to ground
and			001	AOUT connected to input AD1
14H[5:4]			010	AOUT connected to input AD2
			011	AOUT connected to input AD3
			100	AOUT connected to input AD4
			101	reserved
			110	reserved
			111	AOUT connected to internal test point BPFOUT
D3	XTOUT output enable	XTOUTE	0	XTOUT 3-stated
			1	XTOUT enabled
D2	automatic chrominance standard detection control 1	AUTO1		see Section 15.2.15
D[1:0]	ADC sample clock phase	APCK[1:0]	00	application dependent
	delay		01	
			10	
			11	

## Philips Semiconductors

## Product specification

# comb filter and component video input Multistandard video decoder with adaptive

## **SAF7118**

Start of VGATE pulse (LOW-to-HIGH transition) and polarity change of FID pulse, VGPS = 0; see Figs 28 and 29. MSB CONTROL BITS D7 TO D0 FRAME LINE DECIMAL 17H[0] FIELD COUNTING VALUE VSTA4 VSTA8 VSTA7 VSTA6 VSTA5 50 Hz 1st 

VSTA1 VSTA3 VSTA2 VSTA0 2nd 0... 1st 2nd 1st ...310 2nd 60 Hz 1st 2nd 0... 1st 2nd ...260 1st 2nd 

2004 Jul 22 
 Table 61
 VGATE start; FID polarity change; 17H[0] and 15H[7:0]

\_

15.2.22 SUBADDRESS 15H

## Philips Semiconductors

## Product specification

# comb filter and component video input Multistandard video decoder with adaptive

SAF7118

FIE	ELD	FRAME LINE COUNTING		MSB 17H[1]			CONTROL BITS D7 TO D0						
		COUNTING	VALUE	VALUE VST08 VST07 VST06 VST05				VSTO4	VSTO3	VSTO2	VSTO1	VSTO0	
50 Hz	1st	1	312	1	0	0	1	1	1	0	0	0	
	2nd	314											
	1st	2	0	0	0	0	0	0	0	0	0	0	
	2nd	315	]										
	1st	312	310	1	0	0	1	1	0	1	1	1	
	2nd	625											
60 Hz	1st	4	262	1	0	0	0	0	0	1	1	0	
	2nd	267	]										
	1st	5	0	0	0	0	0	0	0	0	0	0	
	2nd	268	]										
	1st	265	260	1	0	0	0	0	0	1	0	1	
	2nd	3	]										

Table 62 VGATE stop; 17H[1] and 16H[7:0]

Stop of VGATE pulse (HIGH-to-LOW transition), VGPS = 0; see Figs 28 and 29.

15.2.23 SUBADDRESS 16H

\_

2004 Jul 22

#### SAF7118

15.2.24 SUBADDRESS 17H

#### Table 63 Miscellaneous/VGATE MSBs; 17H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	LLC output enable	LLCE	0	enable
			1	3-state
D6	LLC2 output enable	LLC2E	0	enable
			1	3-state
D[5:3]	standard detection search	LATY[2:0]	000	reserved
	loop latency		001	one field
			010	two fields
			011	three fields; recommended setting
				to
			111	seven fields
D2	alternative VGATE	VGPS	0	VGATE position according to Tables 61 and 62
	position		1	VGATE occurs one line earlier during field 2
D1	MSB VGATE stop	VSTO8		see Table 62
D0	MSB VGATE start	VSTA8		see Table 61

#### 15.2.25 SUBADDRESS 18H

Table 64 Raw data gain control; RAWG[7:0] 18H[7:0]; see Fig.20

GAIN	CONTROL BITS D7 TO D0										
	RAWG7	RAWG6	RAWG5	RAWG4	RAWG3	RAWG2	RAWG1	RAWG0			
255 (double amplitude)	0	1	1	1	1	1	1	1			
128 (nominal level)	0	1	0	0	0	0	0	0			
0 (off)	0	0	0	0	0	0	0	0			

#### 15.2.26 SUBADDRESS 19H

 Table 65
 Raw data offset control; RAWO[7:0] 19H[7:0]; see Fig.20

OFFSET	CONTROL BITS D7 TO D0										
	RAW07	RAWO6	RAWO5	RAWO4	RAWO3	RAWO2	RAWO1	RAWO0			
-128 LSB	0	0	0	0	0	0	0	0			
0 LSB	1	0	0	0	0	0	0	0			
+128 LSB	1	1	1	1	1	1	1	1			

#### SAF7118

#### 15.2.27 SUBADDRESS 1EH

Table 66 Status byte 1 video decoder; 1EH[6:0]; read only register

BIT	DESCRIPTION	I <sup>2</sup> C-BUS CONTROL BIT	VALUE	FUNCTION
D6	status bit for locked horizontal frequency	HLCK	0	locked
			1	unlocked
D5	slow time constant active in WIPA mode	SLTCA	0	not active
			1	active
D4	gain value for active luminance channel is limited;	GLIMT	0	not active
	maximum (top)		1	active
D3	gain value for active luminance channel is limited;	GLIMB	0	not active
	minimum (bottom)		1	active
D2	white peak loop is activated	WIPA	0	not active
			1	active
D[1:0]	detected colour standard	DCSTD[1:0]	00	no colour
				(black-white)
			01	NTSC
			10	PAL
			11	SECAM

#### 15.2.28 SUBADDRESS 1FH

Table 67 Status byte 2 video decoder; 1FH[7:5] and 1FH[3:0]; read only register

ВІТ	DESCRIPTION	I <sup>2</sup> C-BUS CONTROL BIT	VALUE	FUNCTION
D7	status bit for interlace detection	INTL	0	non-interlaced
			1	interlaced
D6	status bit for horizontal and vertical loop	HLVLN	0	both loops locked
			1	unlocked
D5	identification bit for detected field frequency	FIDT	0	50 Hz
			1	60 Hz
D3	Macrovision encoded colour stripe burst type 3 (4 line	TYPE3	0	not active
	version) detected		1	active
D2	Macrovision encoded colour stripe burst detected	COLSTR	0	not active
	(any type)		1	active
D1	copy protected source detected according to	COPRO	0	not active
	Macrovision version up to 7.01		1	active
D0	ready for capture (all internal loops locked)	RDCAP	0	not active
			1	active

#### SAF7118

#### 15.3 Programming register RGB/Y-P<sub>B</sub>-P<sub>R</sub> component input processing

#### 15.3.1 SUBADDRESS 23H

#### Table 68 Analog input control 5 (AICO5); 23H[7:4] and 23H[2:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION			
D7	analog output select	AOSL2		see Table 60			
D6	AD port output enable	ADPE	0	AD port is set to 3-state			
			1	AD port is enabled			
D5	ADC clock selector	EXCLK	0	all ADCs are clocked by the internal generated line-locked clock			
			1	all ADCs are clocked by the external input clock on CLKEXT			
D4	clamping/reference	REFA	0	clamping is dependent on HLNRS[03H[6]]			
	selection for all ADCs		1	reference selection (input signal is pulled into ADC range)			
D2	enable external source	EXMCE	0	disabled			
	switch indicator input EXMCLR			enabled (any slope on EXMCLR input will reset the internal gain control loop)			
D1	static gain control channel 2 sign bit	GAI48		see Table 70			
D0	static gain control channel 1 sign bit	GAI38	see Table 69				

#### 15.3.2 SUBADDRESS 24H

#### Table 69 Analog input control 6 (AICO6): static gain control channel 3; 23H[0] and 24H[7:0]

DECIMAL VALUE	GAIN	SIGN BIT 23H[0]			со		ITS D7 TO	D0		
VALUE	(dB)	GAI38	GAI37	GAI36	GAI35	GAI34	GAI33	GAI32	GAI31	GAI30
0	-3	0	0	0	0	0	0	0	0	0
144	0	0	1	0	0	1	0	0	0	0
145	0	0	1	0	0	1	0	0	0	1
511	+6	1	1	1	1	1	1	1	1	1

#### 15.3.3 SUBADDRESS 25H

#### Table 70 Analog input control 7 (AICO7): static gain control channel 4; 23H[1] and 25H[7:0]

DECIMAL VALUE	GAIN	SIGN BIT 23H[1]			CO		ITS D7 TO	D0		
VALUE	(dB)	GAI48	GAI47	GAI46	GAI45	GAI44	GAI43	GAI42	GAI41	GAI40
0	-3	0	0	0	0	0	0	0	0	0
144	0	0	1	0	0	1	0	0	0	0
145	0	0	1	0	0	1	0	0	0	1
511	+6	1	1	1	1	1	1	1	1	1

SAF7118

#### 15.3.4 SUBADDRESS 29H

#### Table 71 Component delay/fast switch control; 29H[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	fast switch enable	FSWE	0	disabled
			1	pixelwise switching between decoded CVBS signal and component input signal is enabled (should only be used for component sources synchronous to CVBS input)
D6	fast switch input	FSWI	0	FSW = 0: decoded CVBS signal, FSW = 1: component signal
	polarity if FSWE = 1	_	1	FSW = 1: decoded CVBS signal, FSW = 0: component signal
	static selection if		0	for modes 00H to 1FH
	FSWE = 0		1	for modes 20H to 3FH
D[5:4]	fast switch input delay adjustment relative to component input signal	FSWDL[1:0]	00	0 pixel (default)
			01	+1 pixel
			10	–2 pixel
			11	-1 pixel
D3	component luminance	CMFI	0	disabled
	peaking		1	enabled (+1.5 dB at 5 MHz)
D[2:0]	component input delay	CPDL[2:0]	000	0 pixel (default)
	adjustment relative to		001	+4 pixel
	decoded CVBS signal		010	+8 pixel
			011	+12 pixel
			100	-16 pixel
			101	-12 pixel
			110	–8 pixel
			111	–4 pixel

#### 15.3.5 SUBADDRESS 2AH

 Table 72
 Luminance brightness control component part; 2AH[7:0]

OFFSET	CONTROL BITS D7 TO D0									
	CBRI7	CBRI6	CBRI5	CBRI4	CBRI3	CBRI2	CBRI1	CBRI0		
255 (bright)	1	1	1	1	1	1	1	1		
128 (ITU level)	1	0	0	0	0	0	0	0		
0 (dark)	0	0	0	0	0	0	0	0		

#### SAF7118

15.3.6 SUBADDRESS 2BH

#### Table 73 Luminance contrast control component part; 2BH[7:0]

GAIN	CONTROL BITS D7 TO D0									
	CCON7	CCON6	CCON5	CCON4	CCON3	CCON2	CCON1	CCON0		
1.984 (maximum)	0	1	1	1	1	1	1	1		
1.0 (ITU level)	0	1	0	0	0	0	0	0		
0 (luminance off)	0	0	0	0	0	0	0	0		
-1.0 (inverse luminance)	1	1	0	0	0	0	0	0		
-2.0 (inverse luminance)	1	0	0	0	0	0	0	0		

#### 15.3.7 SUBADDRESS 2CH

**Table 74** Chrominance saturation control component part; 2CH[7:0]

GAIN	CONTROL BITS D7 TO D0									
	CSAT7	CSAT6	CSAT5	CSAT4	CSAT3	CSAT2	CSAT1	CSAT0		
1.984 (maximum)	0	1	1	1	1	1	1	1		
1.0 (ITU level)	0	1	0	0	0	0	0	0		
0 (colour off)	0	0	0	0	0	0	0	0		
-1.0 (inverse chrominance)	1	1	0	0	0	0	0	0		
-2.0 (inverse chrominance)	1	0	0	0	0	0	0	0		

#### 15.4 Interrupt mask registers

See also Section 9.4

15.4.1 SUBADDRESS 2DH

#### Table 75 Interrupt mask 1; 2DH[4:2] and 2DH[1]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D4	interrupt enable 'VPS signal detected/lost' (corresponding flag: 60H[4])	MVPSV	0	disabled
			1	enabled
D3	interrupt enable 'PALplus detected/lost' (corresponding flag: 60H[3])	MPPV	0	disabled
			1	enabled
D2	interrupt enable 'closed caption detected/lost' (corresponding flag: 60H[2])	MCCV	0	disabled
			1	enabled
D0	interrupt enable 'error output formatter' (corresponding flag: 8FH[2])	MERROF	0	disabled
			1	enabled

#### SAF7118

#### 15.4.2 SUBADDRESS 2EH

#### Table 76 Interrupt mask 2; 2EH[6] and 2EH[1:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D6	interrupt enable 'horizontal PLL locked/unlocked' (corresponding flag:	MHLCK	0	disabled
	1EH[6])		1	enabled
D1	interrupt enable 'colour standard changed 1' (corresponding flag: 1EH[1])	MDCSTD1	0	disabled
			1	enabled
D0	interrupt enable 'colour standard changed 0' (corresponding flag: 1EH[0])	MDCSTD0	0	disabled
			1	enabled

#### 15.4.3 SUBADDRESS 2FH

#### Table 77 Interrupt mask 3; 2FH[7:5] and 2FH[3:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	interrupt enable 'interlaced/non-interlaced source' (corresponding flag:	MINTL	0	disabled
	1FH[7])		1	enabled
D6	interrupt enable 'horizontal and vertical lock reached/lost' (corresponding	MHLVLN	0	disabled
	flag: 1FH[6])		1	enabled
D5	interrupt enable 'field frequency has changed' (corresponding flag: 1FH[5])	MFIDT	0	disabled
			1	enabled
D3	interrupt enable 'colour stripe type 3 burst detected/lost' (corresponding	MTYPE3	0	disabled
	flag: 1FH[3])		1	enabled
D2	interrupt enable 'colour stripe burst (any type) detected/lost' (corresponding	MCOLSTR	0	disabled
	flag: 1FH[2])		1	enabled
D1	interrupt enable 'copy protected signal found/lost' (corresponding flag:	MCOPRO	0	disabled
	1FH[1])		1	enabled
D0	interrupt enable 'ready for capture/not ready' (corresponding flag: 1FH[0])	MRDCAP	0	disabled
			1	enabled

#### 15.5 Programming register audio clock generation

See equations in Section 8.7 and examples in Tables 22 and 23.

#### 15.5.1 SUBADDRESSES 30H TO 32H

Table 78 Audio master clock (AMCLK) cycles per field

SUBADDRESS		CONTROL BITS D7 TO D0									
30H	ACPF7	ACPF6	ACPF5	ACPF4	ACPF3	ACPF2	ACPF1	ACPF0			
31H	ACPF15	ACPF14	ACPF13	ACPF12	ACPF11	ACPF10	ACPF9	ACPF8			
32H	_	_	_	_	-	-	ACPF17	ACPF16			

#### 15.5.2 SUBADDRESSES 34H TO 36H

#### Table 79 Audio master clock (AMCLK) nominal increment

SUBADDRESS		CONTROL BITS D7 TO D0								
34H	ACNI7	ACNI6	ACNI5	ACNI4	ACNI3	ACNI2	ACNI1	ACNI0		
35H	ACNI15	ACNI14	ACNI13	ACNI12	ACNI11	ACNI10	ACNI9	ACNI8		
36H	_	_	ACNI21	ACNI20	ACNI19	ACNI18	ACNI17	ACNI16		

#### 15.5.3 SUBADDRESS 38H

#### Table 80 Clock ratio audio master clock (AMXCLK) to serial bit clock (ASCLK)

SUBADDRESS		CONTROL BITS D7 TO D0						
38H	-	_	SDIV5	SDIV4	SDIV3	SDIV2	SDIV1	SDIV0

#### 15.5.4 SUBADDRESS 39H

#### Table 81 Clock ratio serial bit clock (ASCLK) to channel select clock (ALRCLK)

SUBADDRESS		CONTROL BITS D7 TO D0							
39H	-	-	LRDIV5	LRDIV4	LRDIV3	LRDIV2	LRDIV1	LRDIV0	

#### 15.5.5 SUBADDRESS 3AH

#### Table 82 Audio clock control; 3AH[3:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D3	audio PLL modes	APLL	0	PLL active, AMCLK is field-locked
			1	PLL open, AMCLK is free-running
D2	audio master clock	AMVR	0	vertical reference pulse is taken from internal decoder
	vertical reference		1	vertical reference is taken from XRV input (expansion port)
D1	ALRCLK phase	LRPH	0	ALRCLK edges triggered by falling edges of ASCLK
			1	ALRCLK edges triggered by rising edges of ASCLK
D0	ASCLK phase	SCPH	0	ASCLK edges triggered by falling edges of AMCLK
			1	ASCLK edges triggered by rising edges of AMCLK

#### 15.6 Programming register VBI data slicer

#### 15.6.1 SUBADDRESS 40H

#### Table 83 Slicer control 1; 40H[6:4]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D6	Hamming check	HAM_N	0	Hamming check for 2 bytes after framing code, dependent on data type (default)
			1	no Hamming check
D5	framing code error	FCE	0	one framing code error allowed
			1	no framing code errors allowed
D4	amplitude searching	HUNT_N	0	amplitude searching active (default)
			1	amplitude searching stopped

#### SAF7118

#### 15.6.2 SUBADDRESSES 41H TO 57H

#### Table 84 Line control register; LCR2 to LCR24 (41H to 57H)

See Sections 8.3 and 8.5.

NAME	DESCRIPTION	FRAMING CODE	D[7:4] (41H TO 57H)	D[3:0] (41H TO 57H)
NAME	DESCRIPTION	FRAMING CODE	DT[3:0] 62H[3:0] (FIELD 1)	DT[3:0] 62H[3:0] (FIELD 2)
WST625	teletext EuroWST, CCST	27H	0000	0000
CC625	European closed caption	001	0001	0001
VPS	video programming service	9951H	0010	0010
WSS	wide screen signalling bits	1E3C1FH	0011	0011
WST525	US teletext (WST)	27H	0100	0100
CC525	US closed caption (line 21)	001	0101	0101
Test line	video component signal, VBI region	-	0110	0110
Intercast	raw data	-	0111	0111
General text	teletext	programmable	1000	1000
VITC625	VITC/EBU time codes (Europe)	programmable	1001	1001
VITC525	VITC/SMPTE time codes (USA)	programmable	1010	1010
Reserved	reserved	_	1011	1011
NABTS	US NABTS	-	1100	1100
Japtext	MOJI (Japanese)	programmable (A7H)	1101	1101
JFS	Japanese format switch (L20/22)	programmable	1110	1110
Active video	video component signal, active video region (default)	_	1111	1111

15.6.3 SUBADDRESS 58H

 Table 85
 Programmable framing code; slicer set 58H[7:0]

According to Tables 15 and 84.

FRAMING CODE FOR PROGRAMMABLE DATA TYPES	CONTROL BITS D7 TO D0
Default value	FC[7:0] = 40H

#### 15.6.4 SUBADDRESS 59H

Table 86 Horizontal offset for slicer; slicer set 59H and 5BH

HORIZONTAL OFFSET	CONTROL BITS 5BH[2:0]	CONTROL BITS 59H[7:0]		
Recommended value	HOFF[10:8] = 3H	HOFF[7:0] = 47H		

#### SAF7118

#### 15.6.5 SUBADDRESS 5AH

 Table 87
 Vertical offset for slicer; slicer set 5AH and 5BH

VERTICAL OFFSET	CONTROL BIT 5BH[4]	CONTROL BITS 5AH[7:0]
VERTICAL OFFSET	VOFF8	VOFF[7:0]
Minimum value 0	0	00H
Maximum value 312	1	38H
Value for 50 Hz 625 lines input	0	03H
Value for 60 Hz 525 lines input	0	06H

#### 15.6.6 SUBADDRESS 5BH

**Table 88** Field offset, and MSBs for horizontal and vertical offsets; slicer set 5BH[7:6]See Sections 15.6.4 and 15.6.5 for HOFF[10:8] 5BH[2:0] and VOFF8[5BH[4]].

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	field offset	FOFF	0	no modification of internal field indicator (default for 50 Hz 625 lines input sources)
			1	invert field indicator (default for 60 Hz 525 lines input sources)
D6	recode	RECODE	0	leave data unchanged (default)
			1	convert 00H and FFH data bytes into 03H and FCH

#### 15.6.7 SUBADDRESS 5DH

#### Table 89 Header and data identification (DID; ITU 656) code control; slicer set 5DH[7:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D7	field ID and V-blank selection	FVREF	0	F and V output of slicer is LCR table dependent
	for text output (F and V reference selection)		1	F and V output is taken from decoder real-time signals EVEN_ITU and VBLNK_ITU
D[5:0]	default; DID[5:0] = 00H	DID[5:0]	00 0000	ANC header framing; see Fig.37 and Table 21
	special cases of DID		11 1110	DID[5:0] = 3EH SAV/EAV framing, with FVREF = 1
	programming		11 1111	DID[5:0] = 3FH SAV/EAV framing, with FVREF = 0

#### 15.6.8 SUBADDRESS 5EH

 Table 90
 Sliced data identification (SDID) code; slicer set 5EH[5:0]

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D[5:0]	SDID codes	SDID[5:0]	00H	default

#### SAF7118

15.6.9 SUBADDRESS 60H

#### Table 91 Slicer status byte 0; 60H[6:2]; read only register

BIT	DESCRIPTION	SYMBOL	VALUE	FUNCTION
D6	framing code valid	FC8V	0	no framing code (0 error) in the last frame detected
			1	framing code with 0 error detected
D5	framing code valid	FC7V	0	no framing code (1 error) in the last frame detected
			1	framing code with 1 error detected
D4	VPS valid	VPSV	0	no VPS in the last frame
			1	VPS detected
D3	PALplus valid	PPV	0	no PALplus in the last frame
			1	PALplus detected
D2	closed caption valid	CCV	0	no closed caption in the last frame
			1	closed caption detected

#### 15.6.10 SUBADDRESSES 61H AND 62H

Table 92 Slicer status byte 1; 61H[5:0] and slicer status byte 2; 62H[7:0]; read only registers

SUBADDRESS	BIT	SYMBOL	DESCRIPTION		
61H	D5	F21_N	field ID as seen by the VBI slicer; for field 1: D5 = 0		
	D[4:0]	LN[8:4]	line number		
62H	D[7:4]	LN[3:0]			
	D[3:0]	DT[3:0]	data type; according to Table 15		

#### 15.7 Programming register interfaces and scaler part

15.7.1 SUBADDRESS 80H

**Table 93** Global control 1; global set 80H[6:4]; note 1SWRST moved to subaddress 88H[5].

TASK ENABLE CONTROL		CONTROL BITS D6 TO D4			
		TEB	TEA		
Task of register set A is disabled	X	Х	0		
Task of register set A is enabled	X	Х	1		
Task of register set B is disabled	X	0	Х		
Task of register set B is enabled	X	1	Х		
The scaler window defines the F and V timing of the scaler output	0	Х	Х		
VBI data slicer defines the F and V timing of the scaler output	1	Х	Х		

#### Note

#### SAF7118

Table 94 Global control 1; global set 80H[3:0]; note 1

I PORT AND SCALER BACK-END CLOCK SELECTION		CONTROL BITS D3 TO D0				
		ICKS2	ICKS1	ICKS0		
ICLK output and back-end clock is line-locked clock LLC from decoder	Х	Х	0	0		
ICLK output and back-end clock is XCLK from X port	X	Х	0	1		
ICLK output is LLC and back-end clock is LLC2 clock	Х	X <sup>(2)</sup>	1	0		
Back-end clock is the ICLK input	Х	Х	1	1		
IDQ pin carries the data qualifier	Х	0	Х	Х		
IDQ pin carries a gated back-end clock (DQ AND CLK)	Х	1	Х	Х		
IDQ generation only for valid data	0	Х	Х	Х		
IDQ qualifies valid data inside the scaling region and all data outside the scaling region	1	Х	Х	Х		

#### Notes

1. X = don't care.

2. Although the ICLKO I/O is independent of ICKS2 and ICKS3, this selection can only be used if ICKS2 = 1.

#### 15.7.2 SUBADDRESSES 83H TO 87H

Table 95 X port I/O enable and output clock phase control; global set 83H[5:4]

OUTPUT CLOCK PHASE CONTROL	CONTROL BITS D5 AND D4			
OUTFUT CLOCK PHASE CONTROL	XPCK1	ХРСК0		
XCLK default output phase, recommended value	0	0		
XCLK output inverted	0	1		
XCLK phase shifted by approximately 3 ns	1	0		
XCLK output inverted and shifted by approximately 3 ns	1	1		

#### Table 96 X port I/O enable and output clock phase control; global set 83H[2:0]; note 1

	CONTR	CONTROL BITS D2 TO D0				
X PORT I/O ENABLE	XRQT	XPE1	XPE0			
X port output is disabled by software	Х	0	0			
X port output is enabled by software	Х	0	1			
X port output is enabled by pin XTRI at logic 0	Х	1	0			
X port output is enabled by pin XTRI at logic 1	Х	1	1			
XRDY output signal is A/B task flag from event handler (A = 1)	0	Х	Х			
XRDY output signal is ready signal from scaler path (XRDY = 1 means the SAF7118 is ready to receive data)	1	Х	X			

#### Note

#### SAF7118

#### **Table 97** I port signal definitions; global set 84H[7:6] and 86H[5]

I PORT SIGNAL DEFINITIONS		CONTROL BITS			
		84H	[7:6]		
	IDG02	IDG01	IDG00		
IGP0 is output field ID, as defined by OFIDC[90H[6]]	0	0	0		
IGP0 is A/B task flag, as defined by CONLH[90H[7]]	0	0	1		
IGP0 is sliced data flag, framing the sliced VBI data at the I port	0	1	0		
IGP0 is set to logic 0 (default polarity)	0	1	1		
IGP0 is the output FIFO almost filled flag	1	0	0		
IGP0 is the output FIFO overflow flag	1	0	1		
IGP0 is the output FIFO almost full flag, level to be programmed in subaddress 86H	1	1	0		
IGP0 is the output FIFO almost empty flag, level to be programmed in subaddress 86H	1	1	1		

#### Table 98 I port signal definitions; global set 84H[5:4] and 86H[4]

	CONTROL BITS			
I PORT SIGNAL DEFINITIONS		84H	[5:4]	
	IDG12	IDG11	IDG10	
IGP1 is output field ID, as defined by OFIDC[90H[6]]	0	0	0	
IGP1 is A/B task flag, as defined by CONLH[90H[7]]	0	0	1	
IGP1 is sliced data flag, framing the sliced VBI data at the I port	0	1	0	
IGP1 is set to logic 0 (default polarity)	0	1	1	
IGP1 is the output FIFO almost filled flag	1	0	0	
IGP1 is the output FIFO overflow flag	1	0	1	
IGP1 is the output FIFO almost full flag, level to be programmed in subaddress 86H	1	1	0	
IGP1 is the output FIFO almost empty flag, level to be programmed in subaddress 86H	1	1	1	

Table 99 I port output signal definitions; global set 84H[3:0]; note 1

I PORT OUTPUT SIGNAL DEFINITIONS		CONTROL BITS D3 TO D0				
		IDV0	IDH1	IDH0		
IGPH is a H gate signal, framing the scaler output	Х	Х	0	0		
IGPH is an extended H gate (framing H gate during scaler output and scaler input H reference outside the scaler window)	Х	Х	0	1		
IGPH is a horizontal trigger pulse, on active going edge of H gate	Х	Х	1	0		
IGPH is a horizontal trigger pulse, on active going edge of extended H gate	Х	Х	1	1		
IGPV is a V gate signal, framing scaled output lines	0	0	Х	Х		
IGPV is the V reference signal from scaler input	0	1	Х	Х		
IGPV is a vertical trigger pulse, derived from V gate	1	0	Х	Х		
IGPV is a vertical trigger pulse derived from input V reference	1	1	Х	Х		

#### Note

#### SAF7118

Table 100 X port signal definitions text slicer; global set 85H[7:5]; note 1

X PORT SIGNAL DEFINITIONS TEXT SLICER		CONTROL BITS D7 TO D5			
A FORT SIGNAL DEFINITIONS TEXT SLICER	ISWP1	ISWP0	ILLV		
Video data limited to range 1 to 254	Х	Х	0		
Video data limited to range 8 to 247	Х	Х	1		
Dword byte swap, influences serial output timing D0 D1 D2 D3 $\Rightarrow$ FF 00 00 SAV C <sub>B</sub> 0 Y0 C <sub>R</sub> 0 Y1	0	0	Х		
D1 D0 D3 D2 $\Rightarrow$ 00 FF SAV 00 Y0 C <sub>B</sub> 0 Y1 C <sub>R</sub> 0	0	1	Х		
D2 D3 D0 D1 $\Rightarrow$ 00 SAV FF 00 C <sub>R</sub> 0 Y1 C <sub>B</sub> 0 Y0	1	0	Х		
$\label{eq:D3} D3 \ D2 \ D1 \ D0 \Rightarrow SAV \ 00 \ 00 \ FF \ Y1 \ C_R 0 \ Y0 \ C_B 0$	1	1	Х		

#### Note

1. X = don't care.

Table 101 I port reference signal polarities; global set 85H[4:0]; note 1

I PORT REFERENCE SIGNAL POLARITIES	CONTROL BITS D4 TO D0						
I PORT REFERENCE SIGNAL POLARITIES	IG0P	IG1P	IRVP	IRHP	IDQP		
IDQ at default polarity (1 = active)	Х	Х	Х	Х	0		
IDQ is inverted	Х	Х	Х	Х	1		
IGPH at default polarity (1 = active)	Х	Х	Х	0	Х		
IGPH is inverted	Х	Х	Х	1	Х		
IGPV at default polarity (1 = active)	Х	Х	0	Х	Х		
IGPV is inverted	Х	Х	1	Х	Х		
IGP1 at default polarity	Х	0	Х	Х	Х		
IGP1 is inverted	Х	1	Х	Х	Х		
IGP0 at default polarity	0	Х	Х	Х	Х		
IGP0 is inverted	1	Х	Х	Х	Х		

#### Note

### SAF7118

EUNCTION	C	CONTROL BITS D7 TO D4				
FUNCTION	VITX1	<b>VITX0</b>	IDG02	IDG12		
See subaddress 84H: IDG11 and IDG10	Х	Х	Х	0		
	Х	Х	Х	1		
See subaddress 84H: IDG01 and IDG00	Х	Х	0	Х		
	Х	Х	1	Х		
I port signal definitions				•		
I port data output inhibited	0	0	X	Х		
Only video data is transferred	0	1	Х	Х		
Only text data is transferred (no EAV, SAV will occur)	1	0	Х	Х		
Text and video data is transferred, text has priority	1	1	Х	Х		

#### Note

1. X = don't care.

Table 103 I port FIFO flag control and arbitration; global set 86H[3:0]; note 1

I PORT FIFO FLAG CONTROL AND ARBITRATION	CONTROL BITS D3 TO D0				
I PORT FIFO FLAG CONTROL AND ARBITRATION		FFL0	FEL1	FEL0	
FAE FIFO flag almost empty level					
<16 Dwords	X	X	0	0	
<8 Dwords	Х	X	0	1	
<4 Dwords	X	X	1	0	
0 Dwords	Х	X	1	1	
FAF FIFO flag almost full level					
≥16 Dwords	0	0	X	X	
≥24 Dwords	0	1	X	X	
≥28 Dwords	1	0	X	Х	
32 Dwords	1	1	X	Х	

#### Note

### SAF7118

OUTPUT CLOCK AND GATED CLOCK PHASE CONTROL	CONTROL BITS D7 TO D4				
OUTPUT CLOCK AND GATED CLOCK PHASE CONTROL	IPCK3 <sup>(2)</sup>	IPCK2 <sup>(2)</sup>	IPCK1	IPCK0	
ICLK default output phase	Х	Х	0	0	
ICLK phase shifted by $\frac{1}{2}$ clock cycle $\Rightarrow$ recommended for ICKS1 = 1 and ICKS0 = 0 (subaddress 80H)	Х	Х	0	1	
ICLK phase shifted by approximately 3 ns	Х	Х	1	0	
ICLK phase shifted by $\frac{1}{2}$ clock cycle + approximately 3 ns $\Rightarrow$ alternatively to setting '01'	Х	Х	1	1	
IDQ = gated clock default output phase	0	0	Х	Х	
IDQ = gated clock phase shifted by $\frac{1}{2}$ clock cycle $\Rightarrow$ recommended for gated clock output	0	1	Х	Х	
IDQ = gated clock phase shifted by approximately 3 ns	1	0	Х	Х	
IDQ = gated clock phase shifted by $\frac{1}{2}$ clock cycle + approximately 3 ns $\Rightarrow$ alternatively to setting '01'	1	1	Х	Х	

 Table 104 I port I/O enable, output clock and gated clock phase control; global set 87H[7:4]; note 1

#### Notes

- 1. X = don't care.
- 2. IPCK3 and IPCK2 only affects the gated clock (subaddress 80H, bit ICKS2 = 1).

 Table 105 I port I/O enable, output clock and gated clock phase control; global set 87H[1:0]

I PORT I/O ENABLE	CONTROL BITS D1 AND D0			
	IPE1	IPE0		
I port output is disabled by software	0	0		
I port output is enabled by software	0	1		
I port output is enabled by pin ITRI at logic 0	1	0		
I port output is enabled by pin ITRI at logic 1	1	1		

### SAF7118

#### 15.7.3 SUBADDRESS 88H

Table 106 ADC port control; global set 88H[7:4]; note 1

ADC PORT OUTPUT CONTROL/START-UP CONTROL		CONTROL BITS D7 TO D4				
ADC PORT OUTPUT CONTROL/START-OP CONTROL	DOSL1	DOSL0	SWRST <sup>(2)</sup>	DPROG		
DPROG = 0 after reset	Х	Х	Х	0		
DPROG = 1 can be used to assign that the device has been programmed; this bit can be monitored in the scalers status byte, bit PRDON; if DPROG was set to logic 1 and PRDON status bit shows a logic 0 a power-up or start-up fail has occurred	Х	Х	X	1		
Scaler path is reset to its idle state, software reset	Х	Х	0	Х		
Scaler is switched back to operation	Х	Х	1	Х		
Digitized ADC1 signal is fed to port ADP[8:0]	0	0	Х	Х		
Digitized ADC2 signal is fed to port ADP[8:0]	0	1	Х	Х		
Digitized ADC3 signal is fed to port ADP[8:0]	1	0	Х	Х		
Digitized ADC4 signal is fed to port ADP[8:0]	1	1	Х	Х		

#### Notes

- 1. X = don't care.
- 2. Bit SWRST is now located here.

Table 107 Power save control; global set 88H[3] and 88H[1:0]; note 1

POWER SAVE CONTROL	CONTROL BITS D3, D1 AND D0			
FOWER SAVE CONTROL		SLM1	SLM0	
Decoder and VBI slicer are in operational mode	Х	Х	0	
Decoder and VBI slicer are in power-down mode; scaler only operates, if scaler input and ICLK source is the X port (refer to subaddresses 80H and 91H/C1H)	X	Х	1	
Scaler is in operational mode	Х	0	Х	
Scaler is in power-down mode; scaler in power-down stops I port output	Х	1	Х	
Audio clock generation active	0	Х	Х	
Audio clock generation in power-down and output disabled	1	Х	Х	

#### Note

#### 15.7.4 SUBADDRESS 8FH

Table 108 Status information scaler part; 8FH[7:0]; read only register

BIT	I <sup>2</sup> C-BUS STATUS BIT	FUNCTION <sup>(1)</sup>
D7	XTRI	status on input pin XTRI, if not used for 3-state control, usable as hardware flag for software use
D6	ITRI	status on input pin ITRI, if not used for 3-state control, usable as hardware flag for software use
D5	FFIL	status of the internal 'FIFO almost filled' flag
D4	FFOV	status of the internal 'FIFO overflow' flag
D3	PRDON	copy of bit DPROG, can be used to detect power-up and start-up fails
D2	ERROF	error flag of scalers output formatter, normally set, if the output processing needs to be interrupted, due to input/output data rate conflicts, e.g. if output data rate is much too low and all internal FIFO capacity used
D1	FIDSCI	status of the field sequence ID at the scalers input
D0	FIDSCO	status of the field sequence ID at the scalers output, scaler processing dependent

#### Note

1. Status information is unsynchronized and shows the actual status at the time of I<sup>2</sup>C-bus read.

15.7.5 SUBADDRESSES 90H AND COH

#### Table 109 Task handling control; register set A [90H[7:6]] and B [C0H[7:6]]; note 1

EVENT HANDLER CONTROL	CONTROL BITS D7 AND D6			
EVENT HANDLER CONTROL	CONLH	OFIDC		
Output field ID is field ID from scaler input	Х	0		
Output field ID is task status flag, which changes every time a selected task is activated (not synchronized to input field ID)	Х	1		
Scaler SAV/EAV byte bit D7 and task flag = 1, default	0	X		
Scaler SAV/EAV byte bit D7 and task flag = 0	1	X		

#### Note

1. X = don't care.

#### Table 110 Task handling control; register set A [90H[5:3]] and B [C0H[5:3]]

EVENT HANDLER CONTROL	CONTROL BITS D5 TO D3			
	FSKP2	FSKP1	FSKP0	
Active task is carried out directly	0	0	0	
1 field is skipped before active task is carried out	0	0	1	
fields are skipped before active task is carried out				
6 fields are skipped before active task is carried out	1	1	0	
7 fields are skipped before active task is carried out	1	1	1	

### SAF7118

### SAF7118

 Table 111
 Task handling control; register set A [90H[2:0]] and B [C0H[2:0]]; note 1

EVENT HANDLER CONTROL	CONTROL BITS D2 TO D0			
EVENT HANDLER CONTROL		STRC1	STRC0	
Event handler triggers immediately after finishing a task	Х	0	0	
Event handler triggers with next V-sync	Х	0	1	
Event handler triggers with field ID = 0	Х	1	0	
Event handler triggers with field ID = 1	Х	1	1	
If active task is finished, handling is taken over by the next task	0	Х	Х	
Active task is repeated once, before handling is taken over by the next task	1	Х	Х	

#### Note

1. X = don't care.

#### 15.7.6 SUBADDRESSES 91H TO 93H

Table 112 X port formats and configuration; register set A [91H[7:3]] and B [C1H[7:3]]; note 1

SCALER INPUT FORMAT AND CONFIGURATION SOURCE	E CONTROL BITS D7 TO D3				
SELECTION		HLDFV	SCSRC1	SCSRC0	SCRQE
Only if XRQT[83H[2]] = 1: scaler input source reacts on SAF7118 request	Х	Х	X	Х	0
Scaler input source is a continuous data stream, which cannot be interrupted (must be logic 1, if SAF7118 decoder part is source of scaler or XRQT[83H[2]] = 0)	Х	Х	X	Х	1
Scaler input source is data from decoder, data type is provided according to Table 15	Х	Х	0	0	Х
Scaler input source is Y-C <sub>B</sub> -C <sub>R</sub> data from X port	Х	Х	0	1	Х
Scaler input source is raw digital CVBS from selected analog channel, for backward compatibility only, further use is not recommended	Х	Х	1	0	Х
Scaler input source is raw digital CVBS (or 16-bit Y + $C_B$ - $C_R$ , if no 16-bit outputs are active) from X port	Х	Х	1	1	Х
SAV/EAV code bits D6 and D5 (F and V) may change between SAV and EAV	Х	0	X	Х	Х
SAV/EAV code bits D6 and D5 (F and V) are synchronized to scalers output line start	Х	1	X	Х	Х
SAV/EAV code bit D5 (V) and V gate on pin IGPV as generated by the internal processing; see Fig.43	0	Х	X	Х	Х
SAV/EAV code bit D5 (V) and V gate are inverted	1	Х	Х	Х	Х

#### Note

### SAF7118

SCALER INPUT FORMAT AND CONFIGURATION FORMAT	CONTROL BITS D2 TO D0							
CONTROL	FSC2 <sup>(2)</sup>	FSC1 <sup>(2)</sup>	FSC0					
Input is Y-C <sub>B</sub> -C <sub>R</sub> 4 : 2 : 2 like sampling scheme	Х	Х	0					
Input is Y-C <sub>B</sub> -C <sub>R</sub> 4 : 1 : 1 like sampling scheme	Х	Х	1					
Chroma is provided every line, default	0	0	X					
Chroma is provided every 2nd line	0	1	X					
Chroma is provided every 3rd line	1	0	Х					
Chroma is provided every 4th line	1	1	Х					

#### Table 113 X port formats and configuration; register set A [91H[2:0]] and B [C1H[2:0]]; note 1

#### Notes

- 1. X = don't care.
- 2. FSC2 and FSC1 only to be used, if X port input source does not provide chroma information for every input line. X port input stream must contain dummy chroma bytes.

	CONTROL BITS D7 TO D4									
X PORT INPUT REFERENCE SIGNAL DEFINITIONS	XFDV         XFDH         XDV1           X         X         X           X         X         X           X         X         X           X         X         X	XDV0								
Rising edge of XRV input and decoder V123 is vertical reference	Х	Х	Х	0						
Falling edge of XRV input and decoder V123 is vertical reference	Х	Х	Х	1						
XRV is a V-sync or V gate signal	Х	Х	0	Х						
XRV is a frame sync, V pulses are generated internally on both edges of FS input	Х	X	1	X						
X port field ID is state of XRH at reference edge on XRV (defined by XFDV)	Х	0	Х	X						
Field ID (decoder and X port field ID) is inverted	Х	1	Х	Х						
Reference edge for field detection is falling edge of XRV	0	Х	Х	Х						
Reference edge for field detection is rising edge of XRV	1	Х	Х	Х						

#### Table 114 X port input reference signal definitions; register set A [92H[7:4]] and B [C2H[7:4]]; note 1

#### Note

### SAF7118

	CONTROL BITS D3 TO D0									
X PORT INPUT REFERENCE SIGNAL DEFINITIONS	XCODE	XDH	XDQ           X           X           0           1           X	XCKS						
XCLK input clock and XDQ input qualifier are needed	X	Х	Х	0						
Data rate is defined by XCLK only, no XDQ signal used	X	Х	Х	1						
Data are qualified at XDQ input at logic 1	X	Х	0	Х						
Data are qualified at XDQ input at logic 0	X	Х	1	Х						
Rising edge of XRH input is horizontal reference	X	0	Х	Х						
Falling edge of XRH input is horizontal reference	X	1	Х	Х						
Reference signals are taken from XRH and XRV	0	Х	Х	Х						
Reference signals are decoded from EAV and SAV	1	Х	Х	Х						

Table 115 X port input reference signal definitions; register set A [92H[3:0]] and B [C2H[3:0]]; note 1

#### Note

1. X = don't care.

Table 116 | port output format and configuration; register set A [93H[7:5]] and B [C3H[7:5]]; note 1

I PORT OUTPUT FORMATS AND CONFIGURATION	CONTROL BITS D7 TO D5						
FORT OUTFUT FORMATS AND CONFIGURATION	ICODE	<b>I8_16</b>	FYSK				
All lines will be output	Х	Х	0				
Skip the number of leading Y only lines, as defined by FOI1 and FOI0	Х	Х	1				
Dwords are transferred byte wise, see subaddress 85H bits ISWP1 and ISWP0	Х	0	Х				
Dwords are transferred 16-bit word wise via IPD and HPD, see subaddress 85H bits ISWP1 and ISWP0	Х	1	Х				
No ITU 656 like SAV/EAV codes are available	0	Х	Х				
ITU 656 like SAV/EAV codes are inserted in the output data stream, framed by a qualifier	1	Х	Х				

Note

### SAF7118

		CONTR	OL BITS D	4 TO D0	
I PORT OUTPUT FORMATS AND CONFIGURATION	FOI1	FOI0	FSI2	FSI1	FSI0
4 : 2 : 2 Dword formatting	Х	Х	0	0	0
4 : 1 : 1 Dword formatting	Х	Х	0	0	1
4:2:0, only every 2nd line Y + C <sub>B</sub> -C <sub>R</sub> output, in between Y only output	X	X	0	1	0
$4:1:0$ , only every 4th line Y + $C_B$ - $C_R$ output, in between Y only output	X	X	0	1	1
Yonly	Х	Х	1	0	0
Not defined	Х	Х	1	0	1
Not defined	Х	Х	1	1	0
Not defined	Х	Х	1	1	1
No leading Y only line, before 1st Y + $C_B$ - $C_R$ line is output	0	0	Х	Х	Х
1 leading Y only line, before 1st Y + $C_B$ - $C_R$ line is output	0	1	Х	Х	Х
2 leading Y only lines, before 1st Y + $C_B$ - $C_R$ line is output	1	0	Х	Х	Х
3 leading Y only lines, before 1st Y + $C_B$ - $C_R$ line is output	1	1	Х	Х	Х

Table 117 I port output format and configuration; register set A [93H[4:0]] and B [C3H[4:0]]; note 1

#### Note

1. X = don't care.

#### 15.7.7 SUBADDRESSES 94H TO 9BH

Table 118 Horizontal input window start; register set A [94H[7:0]; 95H[3:0]] and B [C4H[7:0]; C5H[3:0]]

HORIZONTAL INPUT	CONTROL BITS											
ACQUISITION WINDOW DEFINITION OFFSET IN	A [95H[3:0]] B [C5H[3:0]]			A [94H[7:0]] B [C4H[7:0]]								
X (HORIZONTAL) DIRECTION <sup>(1)</sup>	XO11	XO10	XO9	XO8	X07	XO6	XO5	XO4	XO3	XO2	XO1	XO0
A minimum of '2' should be kept, due to a line counting mismatch	0	0	0	0	0	0	0	0	0	0	1	0
Odd offsets are changing the $C_B$ - $C_R$ sequence in the output stream to $C_R$ - $C_B$ sequence	0	0	0	0	0	0	0	0	0	0	1	1
Maximum possible pixel offset = 4095	1	1	1	1	1	1	1	1	1	1	1	1

#### Note

1. Reference for counting are luminance samples.

### SAF7118

Table 119 Horizontal input window length; register set A [96H[7:0]; 97H[3:0]] and B [C6H[7:0]; C7H[3:0]]

HORIZONTAL INPUT	CONTROL BITS											
ACQUISITION WINDOW DEFINITION INPUT WINDOW LENGTH IN X (HORIZONTAL)	A [97H[3:0]] B [C7H[3:0]]						-	H[7:0]] H[7:0]]				
DIRECTION <sup>(1)</sup>	XS11	XS10	XS9	XS8	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0
No output	0	0	0	0	0	0	0	0	0	0	0	0
Odd lengths are allowed, but will be rounded up to even lengths	0	0	0	0	0	0	0	0	0	0	0	1
Maximum possible number of input pixels = 4095	1	1	1	1	1	1	1	1	1	1	1	1

#### Note

1. Reference for counting are luminance samples.

Table 120 Vertical input window start; register set A [98H[7:0]; 99H[3:0]] and B [C8H[7:0]; C9H[3:0]]

	CONTROL BITS											
VERTICAL INPUT ACQUISITION WINDOW DEFINITION OFFSET IN Y (VERTICAL) DIRECTION <sup>(1)</sup>	A [99H[3:0]] B [C9H[3:0]]							-	H[7:0]] H[7:0]]			
	YO11	YO10	YO9	YO8	Y07	YO6	YO5	YO4	YO3	YO2	YO1	YO0
Line offset = 0	0	0	0	0	0	0	0	0	0	0	0	0
Line offset = 1	0	0	0	0	0	0	0	0	0	0	0	1
Maximum line offset = 4095	1	1	1	1	1	1	1	1	1	1	1	1

#### Note

1. For trigger condition: STRC[1:0] 90H[1:0] = 00; YO + YS > (number of input lines per field – 2), will result in field dropping. Other trigger conditions: YO > (number of input lines per field – 2), will result in field dropping.

Table 121 Vertical input window length; register set A [9AH[7:0]; 9BH[3:0]] and B [CAH[7:0]; CBH[3:0]]

VERTICAL INPUT ACQUISITION					CONTROL BITS							
WINDOW DEFINITION INPUT WINDOW LENGTH IN	A [9BH[3:0]] B [CBH[3:0]]			A [9AH[7:0]] B [CAH[7:0]]								
Y (VERTICAL) DIRECTION <sup>(1)</sup>	YS11	YS10	YS9	YS8	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0
No input lines	0	0	0	0	0	0	0	0	0	0	0	0
1 input line	0	0	0	0	0	0	0	0	0	0	0	1
Maximum possible number of input lines = 4095	1	1	1	1	1	1	1	1	1	1	1	1

#### Note

1. For trigger condition: STRC[1:0] 90H[1:0] = 00; YO + YS > (number of input lines per field – 2), will result in field dropping. Other trigger conditions: YS > (number of input lines per field – 2), will result in field dropping.

### SAF7118

#### 15.7.8 SUBADDRESSES 9CH TO 9FH

Table 122 Horizontal output window length; register set A [9CH[7:0]; 9DH[3:0]] and B [CCH[7:0]; CDH[3:0]]

HORIZONTAL OUTPUT	CONTROL BITS											
ACQUISITION WINDOW DEFINITION NUMBER OF DESIRED OUTPUT PIXELS IN	A [9DH[3:0]] B [CDH[3:0]]							H[7:0]] H[7:0]]				
X (HORIZONTAL) DIRECTION <sup>(1)</sup>	XD11	XD10	XD9	XD8	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
No output	0	0	0	0	0	0	0	0	0	0	0	0
Odd lengths are allowed, but will be filled up to even lengths	0	0	0	0	0	0	0	0	0	0	0	1
Maximum possible number of input pixels = 4095; note 2	1	1	1	1	1	1	1	1	1	1	1	1

#### Notes

- 1. Reference for counting are luminance samples.
- 2. If the desired output length is greater than the number of scaled output pixels, the last scaled pixel is repeated.

Table 123 Vertical output window length; register set A [9EH[7:0]; 9FH[3:0]] and B [CEH[7:0]; CFH[3:0]]

VERTICAL OUTPUT ACQUISITION	CONTROL BITS											
WINDOW DEFINITION NUMBER OF DESIRED OUTPUT LINES IN	A [9FH[3:0]] B [CFH[3:0]]			A [9EH[7:0]] B [CEH[7:0]]								
Y (VERTICAL) DIRECTION	YD11	YD10	YD9	YD8	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0
No output	0	0	0	0	0	0	0	0	0	0	0	0
1 pixel	0	0	0	0	0	0	0	0	0	0	0	1
Maximum possible number of output lines = 4095; note 1	1	1	1	1	1	1	1	1	1	1	1	1

#### Note

1. If the desired output length is greater than the number of scaled output lines, the processing is cut.

#### 15.7.9 SUBADDRESSES A0H TO A2H

Table 124 Horizontal prescaling; register set A [A0H[5:0]] and B [D0H[5:0]]

	CONTROL BITS D5 TO D0									
HORIZONTAL INTEGER PRESCALING RATIO (XPSC)	XPSC5	XPSC4	XPSC3	XPSC2	XPSC1	XPSC0				
Not allowed	0	0	0	0	0	0				
Downscale = 1	0	0	0	0	0	1				
Downscale = $1/_2$	0	0	0	0	1	0				
Downscale = $1_{63}$	1	1	1	1	1	1				

### SAF7118

 Table 125 Accumulation length; register set A [A1H[5:0]] and B [D1H[5:0]]

HORIZONTAL PRESCALER ACCUMULATION	CONTROL BITS D5 TO D0						
SEQUENCE LENGTH (XACL)		XACL4	XACL3	XACL2	XACL1	XACL0	
Accumulation length = 1	0	0	0	0	0	0	
Accumulation length = 2	0	0	0	0	0	1	
Accumulation length = 64	1	1	1	1	1	1	

Table 126 Prescaler DC gain and FIR prefilter control; register set A [A2H[7:4]] and B [D2H[7:4]]; note 1

FIR PREFILTER CONTROL	CONTROL BITS D7 TO D4				
	PFUV1	PFUV0	PFY1	PFY0	
Luminance FIR filter bypassed	Х	Х	0	0	
$H_y(z) = \frac{1}{4} (1 \ 2 \ 1)$	Х	Х	0	1	
$H_y(z) = \frac{1}{8} (-1 \ 1 \ 1.75 \ 4.5 \ 1.75 \ 1 - 1)$	Х	Х	1	0	
$H_y(z) = \frac{1}{8} (1 \ 2 \ 2 \ 2 \ 1)$	X	Х	1	1	
Chrominance FIR filter bypassed	0	0	Х	Х	
$H_uv(z) = \frac{1}{4} (1 \ 2 \ 1)$	0	1	Х	Х	
$H_uv(z) = \frac{1}{32} (3 \ 8 \ 10 \ 8 \ 3)$	1	0	Х	Х	
$H_uv(z) = \frac{1}{8} (1 \ 2 \ 2 \ 2 \ 1)$	1	1	Х	Х	

#### Note

1. X = don't care.

Table 127 Prescaler DC gain and FIR prefilter control; register set A [A2H[3:0]] and B [D2H[3:0]]; note 1

		CONTROL B	ITS D3 TO D0	)
PRESCALER DC GAIN	XC2_1	XDCG2	XDCG1	XDCG0
Prescaler output is renormalized by gain factor = 1	X	0	0	0
Prescaler output is renormalized by gain factor = $\frac{1}{2}$	Х	0	0	1
Prescaler output is renormalized by gain factor = $\frac{1}{4}$	Х	0	1	0
Prescaler output is renormalized by gain factor = $\frac{1}{8}$	Х	0	1	1
Prescaler output is renormalized by gain factor = $\frac{1}{16}$	Х	1	0	0
Prescaler output is renormalized by gain factor = $\frac{1}{32}$	Х	1	0	1
Prescaler output is renormalized by gain factor = $\frac{1}{64}$	Х	1	1	0
Prescaler output is renormalized by gain factor = $\frac{1}{128}$	Х	1	1	1
Weighting of all accumulated samples is factor '1'; e.g. XACL = $4 \Rightarrow$ sequence $1 + 1 + 1 + 1 + 1$	0	X	Х	Х
Weighting of samples inside sequence is factor '2'; e.g. XACL = $4 \Rightarrow$ sequence $1 + 2 + 2 + 2 + 1$	1	X	Х	Х

#### Note

### SAF7118

15.7.10 SUBADDRESSES A4H TO A6H

Table 128 Luminance brightness control; register set A [A4H[7:0]] and B [D4H[7:0]]

LUMINANCE			CC		TS D7 TO	D0		
BRIGHTNESS CONTROL	BRIG7	BRIG6	BRIG5	BRIG4	BRIG3	BRIG2	BRIG1	BRIG0
Value = 0	0	0	0	0	0	0	0	0
Nominal value = 128	1	0	0	0	0	0	0	0
Value = 255	1	1	1	1	1	1	1	1

Table 129 Luminance contrast control; register set A [A5H[7:0]] and B [D5H[7:0]]

LUMINANCE CONTRAST			CC	NTROL B	ITS D7 TO	D0								
CONTROL	CONT7	CONT6	CONT5	CONT4	CONT3	CONT2	CONT1	CONT0						
Gain = 0	0	0	0	0	0	0	0	0						
Gain = $\frac{1}{64}$	0	0	0	0	0	0	0	1						
Nominal gain = 64	0	1	0	0	0	0	0	0						
Gain = $\frac{127}{64}$	0	1	1	1	1	1	1	1						

 Table 130 Chrominance saturation control; register set A [A6H[7:0]] and B [D6H[7:0]]

CHROMINANCE CONTROL BITS D7 T								
SATURATION CONTROL	SATN7	SATN6	SATN5	SATN4	SATN3	SATN2	SATN1	SATN0
Gain = 0	0	0	0	0	0	0	0	0
Gain = $\frac{1}{64}$	0	0	0	0	0	0	0	1
Nominal gain = 64	0	1	0	0	0	0	0	0
Gain = <sup>127</sup> / <sub>64</sub>	0	1	1	1	1	1	1	1

#### 15.7.11 SUBADDRESSES A8H TO AEH

Table 131 Horizontal luminance scaling increment; register set A [A8H[7:0]; A9H[7:0]] and B [D8H[7:0]; D9H[7:0]]

	CONTROL BITS							
HORIZONTAL LUMINANCE SCALING INCREMENT	A [A9H[7:4]] B [D9H[7:4]]	A [A9H[3:0]] B [D9H[3:0]]	A [A8H[7:4]] B [D8H[7:4]]	A [A8H[3:0]] B [D8H[3:0]]				
	XSCY[15:12] <sup>(1)</sup>	XSCY[11:8]	XSCY[7:4]	XSCY[3:0]				
Scale = $\frac{1024}{1}$ (theoretical) zoom	0000	0000	0000	0000				
Scale = $\frac{1024}{294}$ , lower limit defined by data path structure	0000	0001	0010	0110				
Scale = <sup>1024</sup> / <sub>1023</sub> zoom	0000	0011	1111	1111				
Scale = 1, equals 1024	0000	0100	0000	0000				
Scale = $\frac{1024}{1025}$ downscale	0000	0100	0000	0001				
Scale = <sup>1024</sup> / <sub>8191</sub> downscale	0001	1111	1111	1111				

#### Note

1. Bits XSCY[15:13] are reserved and are set to logic 0.

### SAF7118

Table 132 Horizontal luminance phase offset; register set A [AAH[7:0]] and B [DAH[7:0]]

HORIZONTAL LUMINANCE PHASE			CO		ITS D7 TC	) D0							
OFFSET	ХРНҮ7	XPHY6	XPHY5	XPHY4	ХРНҮ3	XPHY2	XPHY1	XPHY0					
Offset = 0	0	0	0	0	0	0	0	0					
Offset = $\frac{1}{32}$ pixel	0	0	0	0	0	0	0	1					
Offset = $\frac{32}{32}$ = 1 pixel	0	0	1	0	0	0	0	0					
Offset = $\frac{255}{32}$ pixel	1	1	1	1	1	1	1	1					

Table 133 Horizontal chrominance scaling increment; register set A [ACH[7:0]; ADH[7:0]] and B [DCH[7:0]; DDH[7:0]]

	CONTROL BITS							
HORIZONTAL CHROMINANCE SCALING INCREMENT	A [ADH[7:4]] B [DDH[7:4]]	A [ADH[3:0]] B [DDH[3:0]]	A [ACH[7:4]] B [DCH[7:4]]	A [ACH[3:0]] B [DCH[3:0]]				
	XSCC[15:12] <sup>(1)</sup>	XSCC[11:8]	XSCC[7:4]	XSCC[3:0]				
This value must be set to the	0000	0000	0000	0000				
luminance value <sup>1</sup> / <sub>2</sub> XSCY[15:0]	2XSCY[15:0] 0000		0000	0001				
	0001	1111	1111	1111				

#### Note

1. Bits XSCC[15:13] are reserved and are set to logic 0.

Table 134 Horizontal chrominance phase offset; register set A [AEH[7:0]] and B [DEH[7:0]]

HORIZONTAL CHROMINANCE			CO	NTROL B	ITS D7 TC	) D0		
PHASE OFFSET	XPHC7	XPHC6	XPHC5	XPHC4	ХРНС3	XPHC2	XPHC1	XPHC0
This value must be set to $\frac{1}{2}$ XPHY[7:0]	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	1
	1	1	1	1	1	1	1	1

#### 15.7.12 SUBADDRESSES B0H TO BFH

Table 135 Vertical luminance scaling increment; register set A [B0H[7:0]; B1H[7:0]] and B [E0H[7:0]; E1H[7:0]]

	CONTROL BITS							
VERTICAL LUMINANCE SCALING INCREMENT	A [B1H[7:4]] B [E1H[7:4]]	A [B1H[3:0]] B [E1H[3:0]]	A [B0H[7:4]] B [E0H[7:4]]	A [B0H[3:0]] B [E0H[3:0]]				
	YSCY[15:12]	YSCY[11:8]	YSCY[7:4]	YSCY[3:0]				
Scale = $\frac{1024}{1}$ (theoretical) zoom	0000	0000	0000	0001				
Scale = <sup>1024</sup> / <sub>1023</sub> zoom	0000	0011	1111	1111				
Scale = 1, equals 1024	0000	0100	0000	0000				
Scale = $\frac{1024}{1025}$ downscale	0000	0100	0000	0001				
Scale = $\frac{1}{63.999}$ downscale	1111	1111	1111	1111				

### SAF7118

Table 136 Vertical chrominance scaling increment; register set A [B2H[7:0]; B3H[7:0]] and B [E2H[7:0]; E3H[7:0]]

	CONTROL BITS						
VERTICAL CHROMINANCE SCALING INCREMENT	A [B3H[7:4]] B [E3H[7:4]]	A [B3H[3:0]] B [E3H[3:0]]	A [B2H[7:4]] B [E2H[7:4]]	A [B2H[3:0]] B [E2H[3:0]]			
	YSCC[15:12]	YSCC[11:8]	YSCC[7:4]	YSCC[3:0]			
This value must be set to the	0000	0000	0000	0001			
luminance value YSCY[15:0]	1111	1111	1111	1111			

Table 137 Vertical scaling mode control; register set A [B4H[4 and 0]] and B [E4H[4 and 0]]; note 1

VERTICAL SCALING MODE CONTROL	CONTROL BI	TS D4 AND D0
VERTICAL SCALING MODE CONTROL	YMIR	YMODE
Vertical scaling performs linear interpolation between lines	Х	0
Vertical scaling performs higher order accumulating interpolation, better alias suppression	Х	1
No mirroring	0	Х
Lines are mirrored	1	Х

#### Note

1. X = don't care.

#### Table 138 Vertical chrominance phase offset '00'; register set A [B8H[7:0]] and B [E8H[7:0]]

VERTICAL CHROMINANCE PHASE			CO		ITS D7 TC	) D0		
OFFSET	YPC07	YPC06	YPC05	YPC04	YPC03	YPC02	YPC01	YPC00
Offset = 0	0	0	0	0	0	0	0	0
Offset = $\frac{32}{32}$ = 1 line	0	0	1	0	0	0	0	0
Offset = $\frac{255}{32}$ lines	1	1	1	1	1	1	1	1

 Table 139 Vertical luminance phase offset '00'; register set A [BCH[7:0]] and B [ECH[7:0]]

VERTICAL LUMINANCE PHASE		CONTROL BITS D7 TO D0								
OFFSET	YPY07	YPY06	YPY05	YPY04	YPY03	YPY02	YPY01	YPY00		
Offset = 0	0	0	0	0	0	0	0	0		
Offset = $\frac{32}{32}$ = 1 line	0	0	1	0	0	0	0	0		
Offset = <sup>255</sup> / <sub>32</sub> lines	1	1	1	1	1	1	1	1		

### SAF7118

#### 16 PROGRAMMING START SET-UP

#### 16.1 Decoder part

The given values force the following behaviour of the SAF7118 decoder part:

- The analog input AI11 expects an NTSC M, PAL B, D, G, H and I or SECAM signal in CVBS format; analog anti-alias filter and AGC active
- Automatic field detection enabled
- Standard ITU 656 output format enabled on expansion (X) port
- · Contrast, brightness and saturation control in accordance with ITU standards
- Adaptive comb filter for luminance and chrominance activated
- Pins LLC, LLC2, XTOUT, RTS0, RTS1 and RTCO are set to 3-state.

Table 140 Decoder part start set-up values for the three main standards

SUB	REGISTER		۱ N	ALUES (HEX	()	
ADDRESS (HEX)	DDRESS BIT NAME(1)		NTSC M	PAL B, D, G, H AND I	SECAM	
00	chip version	ID7 to ID4		read only		
01	increment delay	X, WPOFF, GUDL1, GUDL0 and IDEL3 to IDEL0	47	47	47	
02	analog input control 1	FUSE1, FUSE0 and MODE5 to MODE0	C0	C0	C0	
03	analog input control 2	X, HLNRS, VBSL, CPOFF, HOLDG, GAFIX, GAI28 and GAI18	10	10	10	
04	analog input control 3	GAI17 to GAI10	90	90	90	
05	analog input control 4	GAI27 to GAI20	90	90	90	
06	horizontal sync start	HSB7 to HSB0	EB	EB	EB	
07	horizontal sync stop	HSS7 to HSS0	E0	E0	E0	
08	sync control	trol AUFD, FSEL, FOET, HTC1, HTC0, HPLL, VNOI1 and VNOI0		98	98	
09	luminance control	BYPS, YCOMB, LDEL, LUBW and LUFI3 to LUFI0	40	40	1B	
0A	luminance brightness control	DBRI7 to DBRI0	80	80	80	
0B	luminance contrast control	DCON7 to DCON0	44	44	44	
0C	chrominance saturation control	DSAT7 to DSAT0	40	40	40	
0D	chrominance hue control	HUEC7 to HUEC0	00	00	00	
0E	chrominance control 1	CDTO, CSTD2 to CSTD0, DCVF, FCTC, AUTO0 and CCOMB	89	81	D0	
0F	chrominance gain control	ACGC and CGAIN6 to CGAIN0	2A	2A	80	
10	chrominance control 2	OFFU1, OFFU0, OFFV1, OFFV0, CHBW and LCBW2 to LCBW0	0E 06		00	
11	mode/delay control	COLO, RTP1, HDEL1, HDEL0, RTP0 and YDEL2 to YDEL0	00	00	00	

### SAF7118

SUB	REGISTER		۱ N	ALUES (HEX	)
ADDRESS (HEX)	SS FUNCTION BIT NAME(1)		NTSC M	PAL B, D, G, H AND I	SECAM
12	RT signal control	RTSE13 to RTSE10 and RTSE03 to RTSE00	00	00	00
13	RT/X port output control	RTCE, XRHS, XRVS1, XRVS0, HLSEL and OFTS2 to OFTS0	00	00	00
14	analog/ADC/compatibility control			00	00
15	VGATE start, FID change	VSTA7 to VSTA0	11	11	11
16	VGATE stop VSTO7 to VSTO0		FE	FE	FE
17	miscellaneous, VGATE configuration and MSBs	LLCE, LLC2E, LATY2 to LATY0, VGPS, VSTO8 and VSTA8	C0	C0	C0
18	raw data gain control	RAWG7 to RAWG0	40	40	40
19	raw data offset control	RAWO7 to RAWO0	80	80	80
1A to 1D	reserved	X, X, X, X, X, X, X, X	00	00	00
1E	status byte 1 video decoder	-, HLCK, SLTCA, GLIMT, GLIMB, WIPA, DCSTD1 and DCSTD0	read only		
1F	status byte 2 video decoder	INTL, HLVLN, FIDT, –, TYPE3, COLSTR, COPRO and RDCAP	read only		

#### Note

1. All X values must be set to logic 0.

### SAF7118

#### 16.2 Component video part and interrupt mask

The given values force the following behaviour of the SAF7118 component video part:

- The analog inputs AI11, AI21, AI31 and AI41 expect an RGBS signal; analog anti-alias filters and AGC for the sync channel active
- For other settings see decoder part (Section 16.1).

SUB ADDRESS (HEX)	REGISTER FUNCTION	BIT NAME <sup>(1)</sup>	VALUES (HEX)
23	analog input control 5	AOSL2, ADPE, EXCLK, REFA, X, EXMCE, GAI48 and GAI38	00
24	analog input control 6	GAI37 to GAI30	90
25	analog input control 7	GAI47 to GAI40	90
26 to 28	reserved	X, X, X, X, X, X, X, X	00
29	component delay	FSWE, FSWI, FSWDL1, FSWDL0, CMFI, CPDL2 to CPDL0	40
2A	component brightness control	CBRI7 to CBRI0	80
2B	component contrast control	CCON7 to CCON0	40
2C	component saturation control	CSAT7 to CSAT0	47
2D	interrupt mask 1	X, X, X, MVPSV, MPPV, MCCV, X and MERROF	00
2E	interrupt mask 2 X, MHLCK, X, X, X, MDCSTD1 and MDCSTD0		00
2F	interrupt mask 3	MINTL, MHLVLN, MFIDT, X, MTYPE3, MCOLSTR, MCOPRO and MRDCAP	00

#### Note

1. All X values must be set to logic 0.

#### 16.3 Audio clock generation part

The given values force the following behaviour of the SAF7118 audio clock generation part:

- Used crystal is 24.576 MHz
- Expected field frequency is 59.94 Hz (e.g. NTSC M standard)
- Generated audio master clock frequency at pin AMCLK is  $256 \times 44.1$  kHz = 11.2896 MHz
- AMCLK is externally connected to AMXCLK [short-cut between pins P11 (72) and M12 (76)]
- ASCLK = 32 × 44.1 kHz = 1.4112 MHz
- ALRCLK is 44.1 kHz.

#### Table 142 Audio clock part set-up values

SUB		BIT NAME <sup>(1)</sup>			S	ТА	RT	VAL	UE	S	
ADDRESS (HEX)	REGISTER FUNCTION			6	5	4	3	2	1	0	HEX
30	audio master clock cycles per field; bits D7 to D0	ACPF7 to ACPF0	1	0	1	1	1	1	0	0	BC
31	audio master clock cycles per field; bits D15 to D8	ACPF15 to ACPF8	1	1	0	1	1	1	1	1	DF
32	audio master clock cycles per field; bits D17 and D16	X, X, X, X, X, X, ACPF17 and ACPF16		0	0	0	0	0	1	0	02
33	reserved	X, X, X, X, X, X, X, X		0	0	0	0	0	0	0	00
34	audio master clock nominal increment; bits D7 to D0	ACNI7 to ACNI0		1	0	0	1	1	0	1	CD
35	audio master clock nominal increment; bits D15 to D8	ACNI15 to ACNI8	1	1	0	0	1	1	0	0	CC
36	audio master clock nominal increment; bits D21 to D16	X, X, ACNI21 to ACNI16	0	0	1	1	1	0	1	0	ЗA
37	reserved	X, X, X, X, X, X, X, X	0	0	0	0	0	0	0	0	00
38	clock ratio AMXCLK to ASCLK	X, X, SDIV5 to SDIV0	0	0	0	0	0	0	1	1	03
39	clock ratio ASCLK to ALRCLK	X, X, LRDIV5 to LRDIV0		0	0	1	0	0	0	0	10
3A	audio clock generator basic set-up	X, X, X, X, APLL, AMVR, LRPH, SCPH		0	0	0	0	0	0	0	00
3B to 3F	reserved	X, X, X, X, X, X, X, X		0	0	0	0	0	0	0	00

#### Note

1. All X values must be set to logic 0.

SAF7118

### SAF7118

#### 16.4 Data slicer and data type control part

The given values force the following behaviour of the SAF7118 VBI data slicer part:

- Closed captioning data are expected at line 21 of field 1 (60 Hz/525 line system)
- · All other lines are processed as active video
- Sliced data are framed by ITU 656 like SAV/EAV sequence (DID[5:0] = 3EH ⇒ MSB of SAV/EAV = 1).

#### Table 143 Data slicer start set-up values

SUB					ę	STA	RT	VAL	UE	S	
ADDRESS (HEX)	REGISTER FUNCTION	BIT NAME <sup>(1)</sup>	7	6	5	4	3	2	1	0	HEX
40	slicer control 1	X, HAM_N, FCE, HUNT_N, X, X, X, X	0	1	0	0	0	0	0	0	40
41 to 53	line control register 2 to 20	LCRn_7 to LCRn_0 (n = 2 to 20)	1	1	1	1	1	1	1	1	FF
54	line control register 21	LCR21_7 to LCR21_0	0	1	0	1	1	1	1	1	5F
55 to 57	line control register 22 to 24	LCRn_7 to LCRn_0 (n = 22 to 24)	1	1	1	1	1	1	1	1	FF
58	programmable framing code	FC7 to FC0	0	0	0	0	0	0	0	0	00
59	horizontal offset for slicer	offset for slicer HOFF7 to HOFF0		1	0	0	0	1	1	1	47
5A	vertical offset for slicer	ertical offset for slicer VOFF7 to VOFF0		0	0	0	0	1	1	0	06 <sup>(2)</sup>
5B	field offset and MSBs for horizontal and vertical offset	FOFF, RECODE, X, VOFF8, X, HOFF10 to HOFF8	1	0	0	0	0	0	1	1	83 <sup>(2)</sup>
5C	reserved	X, X, X, X, X, X, X, X	0	0	0	0	0	0	0	0	00
5D	header and data identification code control	FVREF, X, DID5 to DID0	0	0	1	1	1	1	1	0	3E
5E	sliced data identification code	X, X, SDID5 to SDID0	0	0	0	0	0	0	0	0	00
5F	reserved	X, X, X, X, X, X, X, X	0	0	0	0	0	0	0	0	00
60	slicer status byte 0	–, FC8V, FC7V, VPSV, PPV, CCV, –, –		read-only register							
61	slicer status byte 1	-, -, F21_N, LN8 to LN4	read-only register								
62	slicer status byte 2	LN3 to LN0, DT3 to DT0	read-only register								

#### Notes

- 1. All X values must be set to logic 0.
- 2. Changes for 50 Hz/625 line systems: subaddress 5AH = 03H and subaddress 5BH = 03H.

#### 16.5 Scaler and interfaces

Table 144 shows some examples for the scaler programming with:

- prsc = prescale ratio
- fisc = fine scale ratio
- vsc = vertical scale ratio.

## The ratio is defined as: number of input pixel number of output pixel

In the following settings the VBI data slicer is inactive. To activate the VBI data slicer, VITX[1:0] 86H[7:6] has to be set to '11'. Depending on the VBI data slicer settings, the sliced VBI data is inserted after the end of the scaled video lines, if the regions of VBI data slicer and scaler overlaps.

To compensate the running-in of the vertical scaler, the vertical input window lengths are extended by 2 to 290 lines, respectively 242 lines for XS, but the scaler increment calculations are done with 288, respectively 240 lines.

#### 16.5.1 TRIGGER CONDITION

For trigger condition STRC[1:0] 90H[1:0] not equal to '00'.

If the value of (YO + YS) is greater than or equal to 262 (NTSC), respectively 312 (PAL) the output field rate is reduced to 30 Hz, respectively 25 Hz.

Horizontal and vertical offsets (XO and YO) have to be used to adjust the displayed video in the display window. As this adjustment is application dependent, the listed values are only dummy values.

#### 16.5.2 MAXIMUM ZOOM FACTOR

The maximum zoom factor is dependent on the back-end data rate and therefore back-end clock and data format dependent (8 or 16-bit output). The maximum horizontal zoom is limited to approximately 3.5, due to internal data path restrictions.

#### 16.5.3 EXAMPLES

EXAMPLE NUMBER	SCALER SOURCE AND REFERENCE EVENTS	INPUT WINDOW	OUTPUT WINDOW	SCALE RATIOS
1	analog input to 8-bit I port output, with SAV/EAV codes, 8-bit serial byte stream decoder output at X port; acquisition trigger at falling edge vertical and rising edge horizontal reference signal; H and V gates on IGPH and IGPV, IGP0 = VBI sliced data flag, IGP1 = FIFO almost full, level ≥24, IDQ qualifier logic 1 active	720 × 240	720 × 240	prsc = 1; fisc = 1; vsc = 1
2	analog input to 16-bit output, without SAV/EAV codes, Y on I port, $C_B$ - $C_R$ on H port and decoder output at X port; acquisition trigger at falling edge vertical and rising edge horizontal reference signal; H and V-pulses on IGPH and IGPV, output FID on IGP0, IGP1 fixed to logic 1, IDQ qualifier logic 0 active	704 × 288	768 × 288	prsc = 1; fisc = 0.91667; vsc = 1
3	X port input 8-bit with SAV/EAV codes, no reference signals on XRH and XRV, XCLK as gated clock; field detection and acquisition trigger on different events; acquisition triggers at rising edge vertical and rising edge horizontal; I port output 8-bit with SAV/EAV codes like example number 1	720 × 240	352 × 288	prsc = 2; fisc = 1.022; vsc = 0.8333
4	X port and H port for 16-bit $Y-C_B-C_R 4 : 2 : 2$ input (if no 16-bit output selected); XRH and XRV as references; field detection and acquisition trigger at falling edge vertical and rising edge horizontal; I port output 8-bit with SAV/EAV codes, but Y only output	720 × 288	200 × 80	prsc = 2; fisc = 1.8; vsc = 3.6

#### Table 144 Example of configurations

### SAF7118

SAF7118

### Multistandard video decoder with adaptive comb filter and component video input

#### EXAMPLE 1 EXAMPLE 2 EXAMPLE 3 **EXAMPLE 4** I<sup>2</sup>C-BUS ADDRESS MAIN FUNCTIONALITY HEX DEC HEX DEC HEX DEC HEX DEC (HEX) **Global settings** 80 task enable, IDQ and back-end clock 10 10 10 10 \_ \_ \_ \_ definition 83 XCLK output phase and X port output enable 01 \_ 01 \_ 00 \_ 00 \_ 84 IGPH, IGPV, IGP0 and IGP1 output definition A0 C5 A0 A0 \_ \_ \_ \_ 85 signal polarity control and I port byte 10 09 10 10 \_ \_ \_ \_ swapping 86 FIFO flag thresholds and video/text 45 40 45 45 \_ \_ \_ \_ arbitration 87 ICLK and IDQ output phase and I port enable 01 01 01 01 \_ \_ \_ \_ 88 power save control and software reset F0 F0 F0 F0 \_ \_ \_ \_ Task A: scaler input configuration and output format settings 00 00 00 00 90 task handling \_ \_ \_ \_ 91 80 08 scaler input source and format definition 18 38 \_ \_ \_ \_ 10 92 reference signal definition at scaler input 10 10 10 \_ \_ \_ 93 I port output formats and configuration 80 40 80 84 \_ \_ \_ \_ Input and output window definition 94 horizontal input offset (XO) 10 16 10 16 10 16 10 16 00 00 95 \_ \_ 00 \_ 00 \_ 96 horizontal input (source) window length (XS) D0 720 C0 704 D0 720 D0 720 97 02 02 02 02 \_ \_ \_ \_ 98 vertical input offset (YO) 0A 10 0A 10 0A 10 0A 10 99 00 \_ 00 \_ 00 \_ 00 \_ 9A vertical input (source) window length (YS) F2 242 22 290 F2 242 22 290 9B 00 \_ 01 \_ 00 01 \_ \_ 9C horizontal output (destination) window length D0 720 00 768 60 352 C8 200 (XD) 9D 02 \_ 03 \_ 01 00 \_ 9E vertical output (destination) window length F0 240 20 288 20 288 50 80 (YD) 9F 00 01 01 00 \_ \_ \_ \_

Table 145 Scaler and interface configuration example

SAF7118

# Multistandard video decoder with adaptive comb filter and component video input

#### I<sup>2</sup>C-BUS EXAMPLE 1 EXAMPLE 2 EXAMPLE 3 **EXAMPLE 4** ADDRESS MAIN FUNCTIONALITY HEX DEC HEX DEC HEX DEC HEX DEC (HEX) Prefiltering and prescaling A0 integer prescale (value '00' not allowed) 01 01 02 \_ \_ \_ 02 \_ A1 accumulation length for prescaler 00 00 02 03 \_ \_ \_ \_ A2 FIR prefilter and prescaler DC normalization 00 \_ 00 \_ AA \_ F2 \_ A4 scaler brightness control 80 128 80 128 80 80 128 128 Α5 40 17 scaler contrast control 64 40 64 40 64 11 A6 scaler saturation control 40 64 40 64 40 64 11 17 Horizontal phase scaling A8 horizontal scaling increment for luminance 00 1024 AA 938 18 1048 34 1844 Α9 04 03 04 07 AA horizontal phase offset luminance 00 \_ 00 \_ 00 \_ 00 \_ AC horizontal scaling increment for chrominance 00 512 D5 469 0C 524 9A 922 AD 02 01 02 03 \_ AE horizontal phase offset chrominance 00 00 00 00 \_ \_ \_ \_ Vertical scaling 1024 1024 B0 vertical scaling increment for luminance 00 853 3686 00 55 66 B1 04 0E \_ 04 \_ 03 \_ \_ B2 vertical scaling increment for chrominance 00 1024 00 1024 55 853 66 3686 **B**3 04 04 03 0E \_ \_ \_ \_ B4 vertical scaling mode control 00 00 00 01 \_ B8 to BF vertical phase offsets luminance and start with B8 to BF at 00H, if there are no problems with the interlaced scaled output optimize according to chrominance (need to be used for interlace correct scaled output) Section 8.4.3.2


SAF7118

SOT807-1

# Multistandard video decoder with adaptive comb filter and component video input


#### 17 PACKAGE OUTLINES

### HBGA156: plastic thermal enhanced ball grid array package; 156 balls; body 15 x 15 x 1.15 mm; heatsink



### SAF7118

QFP160: plastic quad flat package;



#### 18 SOLDERING

### 18.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### 18.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON-T and SSOP-T packages
  - for packages with a thickness  $\geq$  2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### 18.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 18.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270  $^\circ C$  and 320  $^\circ C.$ 

### SAF7118

### SAF7118

#### 18.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD				
FACRAGE	WAVE	REFLOW <sup>(2)</sup>			
BGA, HTSSONT <sup>(3)</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>(3)</sup> , TFBGA, USON, VFBGA	not suitable	suitable			
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(4)</sup>	suitable			
PLCC <sup>(5)</sup> , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended <sup>(5)(6)</sup>	suitable			
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(7)</sup>	suitable			
CWQCCNL <sup>(8)</sup> , PMFP <sup>(9)</sup> , WQCCNL <sup>(8)</sup>	not suitable	not suitable			

#### Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar or manual soldering is suitable for PMFP packages.

SAF7118

#### 19 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 20 DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 21 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### SAF7118

### 22 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R21/02/pp173

Date of release: 2004 Jul 22

Document order number: 9397 750 13496

SCA76

Let's make things better.





Philips Semiconductors