SDLS064

DECEMBER 1972 - REVISED MARCH 1988

ENin

CLK

STRB

11 Π

10

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar,
 Digital-to-Analog (D/A), Analog-to-Digital
 (A/D), and other Conversion Operations
- Typical Maximum Clock
 Frequency . . . 32 MHz

description


These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These decade counters feature buffered clock, clear, enable and set-to-nine inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.

The counter is enabled when the clear, strobe set-to-nine, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 10, le.:

$$f_{out} = \frac{M \cdot f_{in}}{10}$$

where: M = B3 \cdot 2³ + B2 \cdot 2² + B1 \cdot 2¹ + B0 \cdot 2⁰ for decimal zero through nine.

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform two-decade rate multiplication (0-99), the enable output is connected to the enable and




NC-No internal connection

У ∏6

ENout

GND

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output. For longer words, see typical application data, Figure 1.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.


All of the Inputs of these counters are diode-clamped, and each input, except the clock input, represents one normalized Series 54/74 load. The buffered clock input, used with the strobe gate, is only two Series 54/74 loads. Full fan-out to 10 Series 54/74 loads is available from each of the output. These devices are completely compatible with most TTL and DTL families. Typical dissipation is 270 milliwatts. The SN54167 is characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to $125\,^{\circ}$ C, and the SN74167 is characterized for operation from $0\,^{\circ}$ C to $70\,^{\circ}$ C.


CTATE AND/OD DATE	CHRICT	TAN TAD	I E (Coo Not	~ A l

INPUTS										OUTPUTS						
											EVEL OR					
İ				BCD I	RATI	E	NUMBER OF	OF UNITY		18ER	OF PULSES					
CLEAR	ENABLE	STROBE	B3	B2	B 1	80	CLOCK PULSES	CASCADE	Y	Z	ENABLE	NOTES				
Н	×	Н	Х	Х	Х	Х	X	Н	L	Н	Н	В				
L	L	L	L	L	L	L	10	Н	L	н	1	С				
L	L	L	L	L	L	Н	10	Н	1	1	1	С				
L	L	L	L	L	H	L	10	н	2	2	1	С				
L	<u> </u>	L	L	L	Н	H	10	H	3	3	1	С				
L	L	L	L	Н	L	L	10	н	4	4	1	С				
<u> </u>	Ļ	L	L	Н	L	н	10	н	5	5	1	С				
L.	1.	L	L	Н	Н	L	10	н	6	6	1	С				
L	L	L	L	Н	Н	Н	10	н	7	7	1	С				
L	L	L	Н	L	L	L	10	н	8	8	1	С				
<u> </u>	L	_L	H	L	L_	Н	10	н	9	9	1	С				
L	L	L	H	L	Н	٦	10	Н	8	8	1	C, D				
L	Ł.	L	Н	L	Н	Η,	10	н	9	9	1	C, D				
L	L	Ļ	н	Н	L	L	10	н	8	8	1	C, D				
L	Ļ	L	н	Н	L	Н	10	н	9	9	1	C, D				
L	L	L	H	Н	Н	ᄔ	10	Н	8	8	1	C, D				
L	L	L	Н	Н	Н	Н	10	н	9	9	11	C, D				
F	7	L	Н	Ļ	L	н	10	L	Ħ	9	1	E				


- NOTES: A. H = high level, L = low level, X = irrelevant, All remaining entries are numeric counts.
 - B. This is a simplified illustration of the clear function. The states of clock and strope can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.
 - C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.
 - D. These input conditions exceed the range of the decimal rate inputs.
 - E. Unity/cascade can be used to inhibit output Y.

schematics of inputs and outputs





logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)														7 V
Input voltage														
Operating free-air temperature range: SN5416	7.										-5	5°C	to:	125°C
SN7416	7.			 							-	o°	C t	o 70°C
Storage temperature range					_			_			-6	5°C	: to	150°C

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

	SN54167				SN74167			
	MIN	NOM	MAX	MIN	NOM	MAX	דומט	
·	4.5	5	5.5	4.75	5	5.25	V	
			-400	1		-400	μА	
			16			16	mA	
	0		25	0		25	MHz	
	20			20			ns	
	15	•••		15			ns	
	15			15			ns	
(See Note 2)	1				-		_	
	25			25			กร	
	0	1	w(clock)-10	0	t,	w(clock)-10	ns	
(See Note 2)	1							
	0	1	w(clock)-10	0	t,	w(clock)-10	ns	
	20		t _{CD} -10	20	•	t _{CD} -10		
	-55		125	Ö		70	°C	
		(See Note 2) (See Note 2) (See Note 2) (See 2) (See 2)	MIN NOM 4.5 5 0 20 15 15 (See Note 2) 25 0 (See Note 2) 0 20	MIN NOM MAX 4.5 5 5.5 -400 16 0 25 20 15 15 (See Note 2) 25 0 tw(clock)-10 (See Note 2) 0 tw(clock)-10 20 1 tcp-10	MIN NOM MAX MIN 4.5 5 5.5 4.75 -400 16 -400 16 0 25 0 20 15 15 15 15 (See Note 2) 25 25 25 0 t _W (clock)-10 0 0 (See Note 2) 0 t _W (clock)-10 0 (See Note 2) 0 t _W (clock)-10 0 0 t _{CD} -10 20	MIN NOM MAX MIN NOM	MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.75 5 5.25 -400 -400 -400 -400 16 16 16 16 20 25 0 25 15 15 15 15 (See Note 2) 25 25 25 0 tw(clock)-10 0 tw(clock)-10 (See Note 2) 0 tw(clock)-10 0 tw(clock)-10 20 top-10 20 top-10 0 top-10	

NOTE 2: tw(clock) is the interval in which the clock is high, top is the total clock cycle starting with a negative transition. See Figure 1 on SN5497, SN7497 data sheet.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage	*			-		0.8	V
VI	Input clamp voltage		V _{CC} = MIN,	lj = -12 mA			-1.5	V
v _{он}	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -400 μΑ	2.4	3.4		>
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4	v
Ιį	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mA
Livi	High-level input current	clock input	V _{CC} = MAX,	W = 2.4 W			80	
'IH	right-rever input content	other inputs	T VCC - MAA,	V ₁ = 2.4 V			40	μΑ
1	Low-level input current	clock inputs	V _{CC} = MAX,	V _I = 0.4 V		1 m 80 40 -3.2		
VOL Lo II Int IIH High	Low rever impact current	other inputs	TVCC-MAX,	V - 0.4 V			-1.6	mΑ
los	Short circuit output current§		V _{CC} = MAX		-18		-55	mA
ГССН	Supply current, output high		V _{CC} = MAX,	See Note 3		43		mA
ICCL	Supply current, output low	-	VCC = MAX.	See Note 4		65	99	mΑ

NOTES: 3. I_{CCH} is measured with outputs open and all inputs low.

 $[\]S$ Not more than one output should be shorted at a time.



^{4.} I_{CCL} is measured with outputs open and all inputs high except the set-to-nine input which is low.

[†] For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETERS †	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				25	32		MHz
tpLH	Enable	Enable	7		.13	20	
tpHL_		THOU!	1		14	21	ns
^t PLH	Strobe	Z	7		12	18	
^t PHL	Gir Cape		1		15	23	пѕ
^t PLH	Clock	Y	7		26	39	
ФHL		GIOCK 1			20	30	ns
¹P LH	Clock Z	7		12	18	-	
[†] PHL			17	26	ns		
^t PLH	Rate	z	0 .15.5		9	14	
[†] PHL	- - -		6	10	ns		
tPLH	Unity/Cascade	Y	R _L = 400 Ω,		9	14	
^t PHL	Jimty Cascade	y/Cascade Y See Note 5		<u> </u>	6	10	ns
tPLH	Strobe	Y	7		19	30	
^t PHL	Clock Enable Clear Y Z				22	33	пs
^t PLH			19	30			
[‡] PHL					22	33	ns
tРLН		Y			24	36	
^t PHL		7		15	23	ns	
^t PHL	Set-to-9	Enable			18	27	ns
†PLH	Any Rate Input	Y			15	23	
tPHL	,	'			15	23	กร

[†]f_{max} is maximum clock frequency.
tp_{LH} is propagation delay time, low-to-high-level output.

tpHL is propagation delay time, high-to-low-level output

NOTE 5: Load circuit, voltage waveforms, and input conditions for measuring switching characteristics are the same as those for the SN5497 and SN7497.

2 ENABLE OUTPUT SET.TO NINE UNITY/ CASCADE 8 This application demonstrates how the decimal-rate multipliers may be cascaded for longer words. Three decades are illustrated (0.999 to 999) although longer words can be implemented by using the pattern shown. The output is decoded either from output Y with a NOR gate or from output Z with a NAND gate. Either method of decoding ברל Tourieut 2 .167 83 83 ENABLE INPUT STROBE CLEAR SET.TO NINE ENABLE OUTPUT UNITY/ CASCADE RATE INPUT (M) 8 E .167 83 N ENABLE INPUT STROBE CLEAR ñ > produces the complement of the output used. SET-TO NINE ENABLE UNITY/ CASCADE 8 2 82 7167 OUTPUT 7 N 8 ENABLE INPUT STROBE CLEAR ۲

TYPICAL APPLICATION DATA

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated