# Rugged 40Mbps， 8 Channel Multi－Protocol Transceiver with Programmable DCE／DTE and Termination Resistors 

## FEATURES

■ Ultra Fast 40Mbps Differential Transmission Rates Available
■ Improved ESD Tolerance for Analog I／Os with 15kV HBM．
■ Internal Transceiver Termination Resistors for V． 11 and V． 35
－Interface Modes：

| $\checkmark$ RS－232（V．28） | $\checkmark$ EIA－530（V．10 \＆V．11） |
| :--- | :--- |
| $\checkmark$ X．21（V．11） | $\checkmark$ EIA－530A（V．10 \＆V．11） |
| $\checkmark$ RS－449／V．36 | $\checkmark$ V．35 | （V． 10 \＆V．11）

■ Protocols are Software Selectable with 3－Bit Word
■ Eight（8）Drivers and Eight（8）Receivers
■ V． 35 and V． 11 Receiver Termination Network Disable Option
－Internal Line or Digital Loopback for Diagnostic Testing
■ Adheres to NET1／NET2 and TBR－2 Compliancy Requirements
■ Easy Flow－Through Pinout
■＋5V Only Operation
■ Individual Driver and Receiver Enable／Disable Controls
Operates in either DTE or DCE Mode

Now Available in Lead Free Packaging
Refer to page 7 for pinout

## APPLICATIONS

■ Router
Frame Relay
■ CSU
■ DSU
－PBX
$\square$ Secure Communication Terminals

The SP509 is a monolithic device that supports eight（8）popular serial interface standards for Wide Area Network（WAN）connectivity．The SP509 is fabricated using a low power BiCMOS process technology，and incorporates a Sipex regulated charge pump allowing +5 V only operation．Sipex＇s patented charge pump provides a regulated output of $\pm 5.8 \mathrm{~V}$ ，which will provide enough voltage for compliant operation in all modes．Eight（8）drivers and eight（8） receivers can be configured via software for any of the above interface modes at any time．The SP509 requires no additional external components for compliant operation for all of the eight （8）modes of operation other than four capacitors used for the internal charge pump．All necessary termination is integrated within the SP509 and is switchable when V． 35 drivers and V． 35 receivers，or when V． 11 receivers are used．The SP509 provides the controls and transceiver availability for operating as either a DTE or DCE．
Additional features with the SP509 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin．While in loopback mode，receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing．The SP509 also includes a latch enable pin with the driver and receiver address decoder．The internal V． 11 or V． 35 receiver termination can be switched off using a control pin（TERM＿OFF）for monitoring applications．All eight（8） drivers and receivers in the SP509 include separate enable pins for added convenience．The Sp509 is ideal for WAN serial ports in networking equipment such as routers，concentrators， felwork muxes，DSU／CSU＇s，networking test equipment，and other access devices．

## ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

|  |  |
| :---: | :---: |
|  |  |
| Logic | 0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$ |
| Drivers .................. | 0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$ |
| Receivers ..... | ............... $\pm 15.5 \mathrm{~V}$ |
| Output Voltages: |  |
| Logic .................... | 0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\right)$ |
| Drivers | . $\pm 12 \mathrm{~V}$ |
| Receivers ............ | -0.3V to ( $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ ) |
| Storage Temperature ........................................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Power Dissipation ......................................................... 1520mW |  |
| (derate $19.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) |  |
| Package Derating: |  |
| $\emptyset_{J A}$ | $52.7{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\emptyset_{\text {Jc }}$ | $6.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## STORAGE CONSIDERATIONS

Due to the relatively large package size of the 100-pin quad flatpack, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below $40^{\circ} \mathrm{C}$ and $60 \%$ RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below $20 \%$ RH. If the above conditions cannot be followed, the parts should be baked for four hours at $125^{\circ} \mathrm{C}$ in order to remove moisture prior to soldering. Sipex ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below $30 \% \mathrm{RH}$.

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to +5.25 V unless otherwise noted.

|  | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS $\mathrm{V}_{1}$ | 2.0 |  | 0.8 | Volts Volts |  |
| LOGIC OUTPUTS $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{v}_{\mathrm{OH}} \end{aligned}$ | 2.4 |  | 0.4 | Volts Volts | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-3.2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OUT}}=1.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| V. 28 DRIVER <br> DC Parameters <br> Outputs <br> Open Circuit Voltage <br> Loaded Voltage <br> Short-Circuit Current <br> Power-Off Impedance <br> AC Parameters <br> Outputs <br> Transition Time <br> Instantaneous Slew Rate <br> Propagation Delay <br> $\mathrm{t}_{\text {PHL }}$ <br> $t_{\text {PLH }}$ <br> Max.Transmission Rate | $\begin{gathered} \pm 5.0 \\ 300 \\ \\ \\ \\ 0.5 \\ 0.5 \\ 120 \end{gathered}$ | $\begin{gathered} 1 \\ 1 \\ 230 \end{gathered}$ | $\begin{gathered} \pm 15 \\ \pm 15 \\ \pm 100 \end{gathered}$ <br> 1.5 <br> 30 <br> 5 | Volts <br> Volts <br> mA <br> $\Omega$ <br> $\underset{\text { V/us }}{\underset{\mathrm{V}}{\mathrm{us}}}$ <br> $\mu \mathrm{s}$ <br> us <br> kbps | per Figure 1 <br> per Figure 2 <br> per Figure 4, $V_{\text {OUT }}=0 V$ <br> per Figure 5 $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ for AC parameters <br> per Figure 6; +3 V to -3 V per Figure 3 |
| V. 28 RECEIVER <br> DC Parameters Inputs <br> Input Impedance <br> Open-Circuit Bias <br> HIGH Threshold <br> LOW Threshold <br> AC Parameters <br> Propagation Delay <br> ${ }^{\mathrm{t}} \mathrm{PHL}$ <br> $t_{\text {PLH }}$ | $\begin{aligned} & 0.8 \\ & 50 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.2 \\ & \\ & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 7 \\ +2.0 \\ 3.0 \\ \\ \\ 500 \\ 500 \end{gathered}$ | $\mathrm{k} \Omega$ <br> Volts <br> Volts <br> Volts <br> ns <br> ns | per Figure 7 <br> per Figure 8 <br> $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ for AC parameters |

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to +5.25 V unless otherwise noted.

|  | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V. 28 RECEIVER (contin AC Parameters (cont.) Max.Transmission Rate | d) $120$ | 235 |  | kbps |  |
| V. 10 DRIVER <br> DC Parameters <br> Outputs <br> Open Circuit Voltage <br> Test-Terminated Voltage <br> Short-Circuit Current <br> Power-Off Current <br> AC Parameters <br> Outputs <br> Transition Time <br> Propagation Delay <br> $t_{\text {PHL }}$ <br> ${ }_{\mathrm{t}}^{\mathrm{pLH}}$ <br> Max.Transmission Rate | $\begin{gathered} \pm 4.0 \\ 0.9 \mathrm{~V}_{\mathrm{OC}} \end{gathered}$ $\begin{gathered} 30 \\ 30 \\ 120 \end{gathered}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & \pm 6.0 \\ & \pm 150 \\ & \pm 100 \\ & \\ & 200 \\ & 500 \\ & 500 \end{aligned}$ | Volts <br> Volts <br> mA <br> $\mu \mathrm{A}$ <br> ns <br> ns ns kbps | per Figure 9 <br> per Figure 10 <br> per Figure 11 <br> per Figure 12 <br> $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ for AC parameters <br> per Figure 13; 10\% to 90\% |
| V. 10 RECEIVER <br> DC Parameters Inputs <br> Input Current <br> Input Impedance <br> Sensitivity <br> AC Parameters <br> Propagation Delay <br> ${ }^{t_{\text {PHL }}}$ <br> $t_{\text {PLH }}$ <br> Max.Transmission Rate | $\begin{gathered} -3.25 \\ 4 \end{gathered}$ $120$ |  | $\begin{gathered} +3.25 \\ \pm 0.3 \\ 50 \\ 50 \end{gathered}$ | mA <br> $\mathrm{k} \Omega$ <br> Volts <br> ns <br> ns <br> kbps | per Figures 14 and 15 <br> $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ for AC parameters |
| V. 11 DRIVER <br> DC Parameters <br> Outputs <br> Open Circuit Voltage <br> Test Terminated Voltage <br> Balance <br> Offset <br> Short-Circuit Current <br> Power-Off Current <br> AC Parameters <br> Outputs <br> Transition Time <br> Propagation Delay <br> $t_{\text {PHL }}$ <br> $t_{\text {PLH }}$ <br> Differential Skew <br> (\|t $\mathrm{t}_{\text {PLL }}-\mathrm{t}_{\text {PLH }} \mid$ ) <br> Max.Transmission Rate <br> Channel to Channel Skew | $\begin{gathered} \pm 2.0 \\ 0.5 \mathrm{~V}_{\mathrm{OC}} \end{gathered}$ | $\begin{gathered} 30 \\ 30 \\ 2 \\ \\ 2 \end{gathered}$ | $\begin{gathered} \pm 6.0 \\ 0.67 \mathrm{~V}_{\mathrm{OC}} \\ \pm 0.4 \\ +3.0 \\ \pm 150 \\ \pm 100 \\ \\ 10 \\ 50 \\ 50 \\ 5 \end{gathered}$ | Volts Volts Volts Volts Volts mA $\mu \mathrm{A}$ $\begin{gathered} \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { Mbps } \end{gathered}$ | per Figure 16 <br> per Figure 17 <br> per Figure 17 <br> per Figure 17 <br> per Figure 18 <br> per Figure 19 <br> $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ for AC parameters <br> per Figures 21 and 36; 10\% to $90 \%$ <br> Using $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$; <br> per Figures 33 and 36 <br> per Figures 33 and 36 <br> per Figures 33 and 36 |
| V. 11 RECEIVER <br> DC Parameters Inputs Common Mode Range Sensitivity | -7 |  | $\begin{gathered} +7 \\ \pm 0.2 \end{gathered}$ | Volts Volts |  |

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to +5.25 V unless otherwise noted.

|  | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V. 11 RECEIVER (continued)DC Parameters (cont.) |  |  |  |  |  |
| Input Current | -3.25 |  | $\pm 3.25$ | mA | per Figure 20 and 22; |
| Current w/100 Termination |  |  | $\pm 60.75$ | mA | per Figure 23 and 24 |
| Input Impedance | 4 |  |  | k $\Omega$ |  |
| AC Parameters |  |  |  |  | $\mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V}$ for AC parameters |
| Propagation Delay |  |  |  |  | Using $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$; |
| $\mathrm{t}_{\text {PHL }}$ |  | 30 | 50 | ns | per Figures 33 and 38 |
| ${ }_{\text {t PLH }}$ |  | 30 | 50 | ns | per Figures 33 and 38 |
|  |  | 2 | 5 | ns | per Figure 33 |
| Max.Transmission Rate Channel to Channel Skew | 40 |  |  | Mbps ns |  |
| V. 35 DRIVER DC Parameters |  |  |  |  |  |
|  |  |  |  |  |  |
| Outputs |  |  |  |  |  |
| Test Terminated Voltage | $\pm 0.44$ |  | $\pm 0.66$ | Volts | per Figure 25 |
| Offset |  |  | $\pm 0.6$ | Volts | per Figure 25 |
| Output Overshoot | $-0.2 V_{\text {ST }}$ |  | $+0.2 \mathrm{~V}_{\text {ST }}$ | Volts | per Figure 25; $\mathrm{V}_{\mathrm{ST}}=$ Steady state value |
| Source Impedance |  |  | 150 | $\Omega$ | per Figure 27; $\mathrm{Z}_{\mathrm{S}}=\mathrm{V}_{2} \mathrm{~V}_{1} \times 50$ |
| Short-Circuit Impedance AC Parameters | 135 |  | 165 | $\Omega$ | per Figure 28 <br> $V_{G C}=+5 \mathrm{~V}$ for AC parameters |
| Outputs |  |  |  |  |  |
| Transition Time |  | 7 | 20 | ns | per Figure 29; 10\% to 90\% |
| Propagation Delay |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}$ |  | 30 | 50 | ns | per Figures 33 and 36; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
|  |  | 30 | 50 | ns | per Figures 33 and 36; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
|  |  | 2 | 5 | ns | per Figures 33 and $36 ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Max.Transmission Rate Channel to Channel Skew | 40 | 2 |  | Mbps ns |  |
| V. 35 RECEIVER |  |  |  |  |  |
| DC Parameters |  |  |  |  |  |
| Inputs |  |  |  |  |  |
| Sensitivity |  | $\pm 50$ | $\pm 100$ | mV |  |
| Source Impedance | 90 |  | 110 | $\Omega$ | per Figure 30; $\mathrm{Z}_{\mathrm{S}}=\mathrm{V}_{2} / \mathrm{V}_{1} \times 50 \Omega$ |
| Short-Circuit Impedance | 135 |  | 165 | $\Omega$ | per Figure $31{ }_{\text {S }}{ }^{\text {d }}$ |
| AC Parameters |  |  |  |  | $\mathrm{V}_{\mathrm{cC}}=+5 \mathrm{~V}$ for AC parameters |
|  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}$ |  | 30 | 50 | ns | per Figures 33 and $38 ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
|  |  | 30 | 50 | ns | per Figures 33 and 38; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Skew $\left.{ }^{\left(\| \|_{\text {PHL }}\right.}-\mathrm{t}_{\text {PLLH }} \mid\right)$ |  | 2 | 5 | ns | per Figure 33; $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Max.Transmission Rate | 40 |  |  | Mbps |  |
| Channel to Channel Skew |  | 2 |  | ns |  |
| TRANSCEIVER LEAKAGE CURRENT |  |  |  |  |  |
| Driver Output 3-State Current |  | 500 |  |  |  |
| Rcvr Output 3-State Current |  | 1 | 10 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{X}} \& \mathrm{R}_{\mathrm{X}}$ disabled, $0.4 \mathrm{~V}-\mathrm{V}_{\mathrm{O}}-2.4 \mathrm{~V}$ |
| POWER REQUIREMENTS |  |  |  |  |  |
| $V_{\text {cC }}$ | 4.75 | 5.00 | 5.25 | Volts |  |
| $\mathrm{I}_{\mathrm{CC}}$ (Shutdown Mode) |  | 1 |  | $\mu \mathrm{A}$ | All $\mathrm{I}_{\mathrm{CC}}$ values are with $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
| CC (V.28/RS-232) |  | 95 |  | mA | $\mathrm{f}_{\mathrm{IN}}=120 \mathrm{kbps}$; Drivers active \& loaded |
| (V.11/RS-422) |  | 230 |  | mA | $\mathrm{fiN}_{\text {IN }}=10 \mathrm{Mbps}$; Drivers active \& loaded |
| (EIA-530 \& RS-449) |  | 270 |  | mA | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{Mbps}$; Drivers active \& loaded |
| (V.35) |  | 170 |  | mA | V .35 @ $\mathrm{f}_{\text {IN }}=10 \mathrm{Mbps}$, V. 28 @ 20kbps |
| (EIA-530A) |  | 200 |  | mA | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{Mbps}$; Drivers active \& loaded |

## OTHER AC CHARACTERISTICS

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE |  |  |  |  |  |
| RS-232/V. 28 <br> $\mathrm{t}_{\text {pzL }}$; Tri-state to Output LOW <br> $t_{\text {PzH }}$; Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLZ }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\text {PHZ }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.11 \\ & 0.11 \\ & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed <br> $C_{L}=100 \mathrm{pF}$, Fig. $34 \& 40 ; \mathrm{S}_{2}$ closed <br> $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed <br> $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed |
| RS-423/V. 10 <br> $\mathrm{t}_{\text {PZL }}$; Tri-state to Output LOW <br> $\mathrm{t}_{\text {PZH }}$; Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLz }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\mathrm{PHZ}}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.07 \\ & 0.05 \\ & 0.55 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed <br> $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed <br> $C_{L}=100$ pF, Fig. $34 \& 40 ; S_{2}$ closed <br> $C_{L}=100 p F$, Fig. $34 \& 40 ; S_{2}$ closed |
| RS-422/V. 11 <br> $\mathrm{t}_{\text {PZL }}$; Tri-state to Output LOW <br> $\mathrm{t}_{\text {PZH }}$; Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLZ }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\text {PHZ }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.04 \\ & 0.05 \\ & 0.03 \\ & 0.11 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & C_{L}=100 \text { pF, Fig. } 34 \& 37 ; S_{1} \\ & \text { closed } \\ & C_{L}=100 \text { pF, Fig. } \mathbf{3 4} \text { \& 37; } S_{2} \\ & \text { closed } \\ & C_{L}=15 \text { pF, Fig. } 34 \& 37 ; S_{1} \\ & \text { closed }^{C_{L}=15 p F, \text { Fig. } 34 \& 37 ; S_{2}} \\ & \text { closed } \end{aligned}$ |
| V. 35 <br> $\mathrm{t}_{\text {PZL; }}$; Tri-state to Output LOW <br> $\mathrm{t}_{\text {PZH }}$; Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLz }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\text {PHZ }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.85 \\ & 0.36 \\ & 0.06 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  |  |
| RECEIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE |  |  |  |  |  |
| RS-232/V. 28 <br> $\mathrm{t}_{\text {PZL }}$; Tri-state to Output LOW <br> $t_{\text {PZH }} ;$ Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLz }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\mathrm{PHZ}}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.65 \\ & 0.65 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $C_{L}=100$ pF, Fig. $35 \& 40 ; S_{1}$ closed <br> $C_{L}=100 p F$, Fig. $35 \& 40 ; S_{2}$ closed <br> $C_{L}=100 p F$, Fig. $35 \& 40 ; S_{1}$ closed <br> $C_{L}=100 p F$, Fig. $35 \& 40 ; S_{2}$ closed |
| RS-423/V. 10 <br> $\mathrm{t}_{\text {PzL }}$; Tri-state to Output LOW <br> $\mathrm{t}_{\text {PZH }}$; Tri-state to Output HIGH <br> $\mathrm{t}_{\text {PLZ }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\text {PHZ }}$; Output HIGH to Tri-state |  | 0.04 0.03 0.03 0.03 | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\mu S$ $\mu s$ us us | $C_{L}=100 p F$, Fig. $35 \& 40 ; S_{1}$ closed <br> $C_{L}=100 p F$, Fig. $35 \& 40 ; S_{2}$ closed <br> $C_{L}=100 \mathrm{pF}$, Fig. $35 \& 40 ; S_{1}$ closed <br> $C_{L}=100 \mathrm{pF}$, Fig. $35 \& 40 ; \mathrm{S}_{2}$ closed |

OTHER AC CHARACTERISTICS (Continued)
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$ unless otherwise noted

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RS-422/V. 11 <br> $\mathrm{t}_{\text {pzL }}$; Tri-state to Output LOW <br> $\mathrm{t}_{\text {PZH }}$; Tri-state to Output HIGH <br> $t_{\text {pLz }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\mathrm{PHZ}}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.04 \\ & 0.03 \\ & 0.03 \\ & 0.03 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & C_{L}=100 \text { pF, Fig. } 35 \& 39 ; S_{1} \\ & \text { closed } \\ & C_{L}=100 \text { pF, Fig. } 35 \& 39 ; S_{2} \\ & \text { closed } \\ & C_{L}=15 \text { pF, Fig. } 35 \& 39 ; S_{1} \\ & \text { closed } \\ & C_{L}=15 \text { pF, Fig. } 35 \& 39 ; S_{2} \\ & \text { closed } \end{aligned}$ |
| V. 35 <br> $\mathrm{t}_{\text {PzL }}$; Tri-state to Output LOW <br> $t_{\text {PzH }}$; Tri-state to Output HIGH <br> $t_{\text {PLZ }}$; Output LOW to Tri-state <br> $\mathrm{t}_{\text {PHZ }}$; Output HIGH to Tri-state |  | $\begin{aligned} & 0.04 \\ & 0.03 \\ & 0.03 \\ & 0.03 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & C_{L}=100 \text { pF, Fig. } 35 \& 39 ; S_{1} \\ & \text { closed } \\ & C_{L}=100 p F, \text { Fig. } 35 \& 39 ; S_{2} \\ & \text { closed } \\ & C_{L}=15 \text { pF, Fig. } 35 \& 39 ; S_{1} \\ & \text { closed } \\ & C_{L}=15 p F, \text { Fig. } 35 \& 39 ; S_{2} \\ & \text { closed } \end{aligned}$ |
| TRANSCEIVER TO TRANSC | R SK | (per Figures 32, 33, 36, 38) |  |  |  |
| RS-232 Driver <br> RS-232 Receiver |  | $\begin{gathered} \hline 100 \\ 100 \\ 20 \\ 20 \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & {\left[\left(t_{\text {ph }}\right)_{T \times 1}-\left(t_{\text {ph }}\right)_{T \times n}\right]} \\ & {\left[\left(t_{\text {phl }}\right)_{T \times 1}-\left(t_{\text {phlp }}\right)_{T \times n}\right]} \\ & {\left[\left(t_{\text {phl }}\right)_{R \times 1}-\left(t_{\text {phl }}\right)_{R \times n}\right]} \\ & {\left[\left(t_{\text {phl }}\right)_{R \times 1}-\left(t_{\text {phl }}\right)_{R \times n}\right]} \end{aligned}$ |
| RS-422 Driver RS-422 Receiver |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |  |
| RS-423 Driver <br> RS-423 Receiver |  | $\begin{aligned} & 5 \\ & 5 \\ & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & {\left[\left(t_{\text {ph }}\right)_{T \times 2}-\left(t_{\text {ph }}\right)_{T \times n}\right]} \\ & {\left[\left(t_{\text {plp }}\right)_{T \times 2}-\left(t_{\text {plph }}\right)_{T \times n}\right]} \\ & {\left[\left(t_{\text {phl }}\right)_{R \times 2}-\left(t_{\text {phl }}\right)_{R \times n}\right]} \\ & {\left[\left(t_{\text {phl }}\right)_{R \times 2}-\left(t_{\text {ph }}\right)_{R \times n}\right]} \end{aligned}$ |
| V. 35 Driver <br> V. 35 Receiver |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |  |



PIN DESCRIPTION

| Pin Number | Pin Name | Description | Pin Number | Pin Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VCC | 5V Power Supply Input | 51 | TxC(b) | TxC Non-Inverting Input |
| 2 | GND | Signal Ground | 52 | GND | Signal Ground |
| 3 | SDEN | TxD Driver Enable Input | 53 | TxC(a) | TxC Inverting Input |
| 4 | TTEN | TxCE Driver Enable Input | 54 | CS(b) | CTS Non-Inverting Input |
| 5 | STEN | ST Driver Enable Input | 55 | CS(a) | CTS Inverting Input |
| 6 | RSEN | RTS Driver Enable Input | 56 | DM(b) | DSR Non-Inverting Input |
| 7 | TREN | DTR Driver Enable Input | 57 | DM(a) | DSR Inverting Input |
| 8 | RRCEN | DCD Driver Enable Input | 58 | GNDV10 | V. 10 Rx Reference Node |
| 9 | RLEN | RL Driver Enable Input | 59 | RRT(b) | DCD ${ }_{\text {DTE }}$ Non-Inverting Input |
| 10 | LLEN\# | LL Driver Enable Input | 60 | RRT(a) | $\mathrm{DCD}_{\text {DTE }}$ Inverting Input |
| 11 | RDEN\# | RxD Receiver Enable Input | 61 | IC | RI Receiver Input |
| 12 | RTEN\# | RxC Receiver Enable Input | 62 | TM(a) | TM Receiver Input |
| 13 | TxCEN\# | TxC Receiver Enable Input | 63 | LL(a) | LL Driver Output |
| 14 | CSEN\# | CTS Receiver Enable Input | 64 | VCC | Power Supply Input |
| 15 | DMEN\# | DSR Receiver Enable Input | 65 | RL(a) | RL Driver Output |
| 16 | RRTEN\# | DCD ${ }_{\text {DTE }}$ Receiver Enable Input | 66 | VSS1 | -2xVCC Charge Pump Output |
| 17 | ICEN\# | RI Receiver Enable Input | 67 | C2N | Charge Pump Capacitor |
| 18 | TMEN | TM Receiver Enable Input | 68 | GND | Signal Ground |
| 19 | D0 | Mode Select Input | 69 | C1N | Charge Pump Capacitor |
| 20 | D1 | Mode Select Input | 70 | C2P | Charge Pump Capacitor |
| 21 | D2 | Mode Select Input | 71 | VCC | Power Supply Input |
| 22 | TERM_OFF | Termination Disable Input | 72 | C1P | Charge Pump Capacitor |
| 23 | D_LATCH\# | Decoder Latch Input | 73 | VDD | 2xVCC Charge Pump Output |
| 24 | NC | No Connect | 74 | GND | Signal Ground |
| 25 | GND | Signal Ground | 75 | TR(a) | DTR Inverting Output |
| 26 | VCC | 5V Power Supply Input | 76 | NC | No Connect |
| 27 | LOOPBACK\# | Loopback Mode Enable Input | 77 | VCC | Power Supply Input |
| 28 | TxD | TxD Driver TTL Input | 78 | TR(b) | DTR Non-Inverting Output |
| 29 | TxCE | TxCE Driver TTL Input | 79 | RRC(b) | DCD Non-Inverting Output |
| 30 | ST | ST Driver TTL Input | 80 | VCC | Power Supply Input |
| 31 | RTS | RTS Driver TTL Input | 81 | RRC(a) | DCD Inverting Output |
| 32 | DTR | DTR Driver TTL Input | 82 | GND | Signal Ground |
| 33 | DCD_DCE | $\mathrm{DCD}_{\text {DCE }}$ Driver TTL Input | 83 | RS(a) | RTS Inverting Output |
| 34 | RL | RL Driver TTL Input | 84 | VCC | Power Supply Input |
| 35 | LL | LL Driver TTL Input | 85 | RS(b) | RTS Non-Inverting Output |
| 36 | RxD | RxD Receiver TTL Output | 86 | GND | Signal Ground |
| 37 | RxC | RxC Receiver TTLOutput | 87 | ST(a) | ST Inverting Output |
| 38 | TxC | TxC Receiver TTL Output | 88 | VCC | Power Supply Input |
| 39 | CTS | CTS Receiver TTL Output | 89 | V35TGND3 | ST Termination Referance |
| 40 | DSR | DSR Receiver TTL Output | 90 | ST(b) | ST Non-Inverting Output |
| 41 | DCD_DTE | DCD ${ }_{\text {DTE }}$ Receiver TTL Output | 91 | GND | Signal Ground |
| 42 | RI | RI Receiver TTL Output | 92 | TT(a) | TxCE Inverting Output |
| 43 | TM | TM Receiver TTL Output | 93 | VCC | 5 V Power Supply Input |
| 44 | GND | Signal Ground | 94 | V35TGND2 | ST Termination Referance |
| 45 | VCC | Power Supply Input | 95 | TT(b) | TxCE Non-Inverting Output |
| 46 | V35RGND | Reciever Termination Refrence | 96 | GND | Signal Ground |
| 47 | RD(b) | RXD Non-Inverting Input | 97 | SD(a) | TxD Inverting Output |
| 48 | RD(a) | RXD Inverting Input | 98 | VCC | 5 V Power Supply Input |
| 49 | RT(b) | RxC Non-Inverting Input | 99 | V35TGND1 | ST Termination Referance |
| 50 | RT(a) | RxC Inverting Input | 100 | SD(b) | TxD Non-Inverting Output |

## SP509 Driver Table

| Driver Output Pin | V. 35 Mode | $\begin{aligned} & \text { EIA-530 } \\ & \text { Mode } \end{aligned}$ | RS-232 Mode (V.28) | $\begin{gathered} \text { EIA-530A } \\ \text { Mode } \end{gathered}$ | RS-449 Mode (V.36) | X. 21 Mode (V.11) | Shutdown | Suggested Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 |  |
| T, OUT(a) | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxD (a) |
| T, OUT(b) | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxD(b) |
| $\mathrm{T}_{2} \mathrm{OUT}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxCE(a) |
| $\mathrm{T}_{2} \mathrm{OUT}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxCE(b) |
| $\mathrm{T}_{3}$ OUT(a) | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxC_DCE(a) |
| $\mathrm{T}_{3} \mathrm{OUT}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxC_DCE(b) |
| $\mathrm{T}_{4} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | RTS(a) |
| $\mathrm{T}_{4} \mathrm{OUT}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | RTS(b) |
| $\mathrm{T}_{5} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 10 | V. 11 | V. 11 | High-Z | DTR(a) |
| $\mathrm{T}_{5} \mathrm{OUT}(\mathrm{b})$ | High-Z | V. 11 | High-Z | High-Z | V. 11 | V. 11 | High-Z | DTR(b) |
| $\mathrm{T}_{6} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | DCD_DCE(a) |
| $\mathrm{T}_{6} \mathrm{OUT}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | DCD_DCE(b) |
| T7,OUT(a) | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | RL |
| $\mathrm{T}_{8} \mathrm{OUT}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | LL |

Table 1. Driver Mode Selection

SP509 Receiver Table

| Receiver Input Pin | V. 35 Mode | $\begin{aligned} & \text { EIA-530 } \\ & \text { Mode } \end{aligned}$ | RS-232 Mode (V.28) | EIA-530A Mode | RS-449 Mode (V.36) | X. 21 Mode (V.11) | Shutdown | Suggested Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 |  |
| $\mathrm{R}_{1} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | $\mathrm{RxD}(\mathrm{a})$ |
| $\mathrm{R}_{1} \mathrm{IN}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | RxD(b) |
| $\mathrm{R}_{2} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | RxC(a) |
| $\mathrm{R}_{2} \mathrm{~N}(\mathrm{~b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | $\mathrm{RxC}(\mathrm{b})$ |
| $\mathrm{R}_{3} \mathrm{IN}(\mathrm{a})$ | V. 35 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | TxC_DTE(a) |
| $\mathrm{R}_{3} \mathrm{IN}(\mathrm{b})$ | V. 35 | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | TxC_DTE(b) |
| $\mathrm{R}_{4} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | CTS(a) |
| $\mathrm{R}_{4} \mathrm{IN}(\mathrm{b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | CTS(b) |
| $\mathrm{R}_{5} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 10 | V. 11 | V. 11 | High-Z | DSR(a) |
| $\mathrm{R}_{5} \mathrm{~N}(\mathrm{~b})$ | High-Z | V. 11 | High-Z | High-Z | V. 11 | V. 11 | High-Z | DSR(b) |
| $\mathrm{R}_{6} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 11 | V. 28 | V. 11 | V. 11 | V. 11 | High-Z | DCD_DTE(a) |
| $\mathrm{R}_{6} \mathrm{~N}(\mathrm{~b})$ | High-Z | V. 11 | High-Z | V. 11 | V. 11 | V. 11 | High-Z | DCD_DTE(b) |
| $\mathrm{R}_{7} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | RI |
| $\mathrm{R}_{8} \mathrm{IN}(\mathrm{a})$ | V. 28 | V. 10 | V. 28 | V. 10 | V. 10 | High-Z | High-Z | TM |

Table 2. Receiver Mode Selection


Figure 1. V. 28 Driver Output Open Circuit Voltage


Figure 3. V. 28 Driver Output Slew Rate


Figure 5. V. 28 Driver Output Power-Off Impedance


Figure 2. V. 28 Driver Output Loaded Voltage


Figure 4. V. 28 Driver Output Short-Circuit Current


Figure 6. V. 28 Driver Output Rise/Fall Times


Figure 7. V. 28 Receiver Input Impedance


Figure 9. V. 10 Driver Output Open-Circuit Voltage


Figure 11. V. 10 Driver Output Short-Circuit Current


Figure 8. V. 28 Receiver Input Open Circuit Bias


Figure 10. V. 10 Driver Output Test Terminated Voltage


Figure 12. V.10 Driver Output Power-Off Current


Figure 13. V. 10 Driver Output Transition Time


Figure 15. V. 10 Receiver Input IV Graph


Figure 17. V. 11 Driver Output Test Terminated Voltage


Figure 14. V. 10 Receiver Input Current


Figure 16. V. 11 Driver Output Open-Circuit Voltage


Figure 18. V. 11 Driver Output Short-Circuit Current


Figure 19. V. 11 Driver Output Power-Off Current

Figure 21. V. 11 Driver Output Rise/Fall Time



Figure 20. V. 11 Receiver Input Current


Figure 22. V. 11 Receiver Input IV Graph


Figure 23. V. 11 Receiver Input Current w/ Termination


Figure 24. V. 11 Receiver Input Graph w/Termination


Figure 25. V. 35 Driver Output Test Terminated Voltage


Figure 27. V. 35 Driver Output Source Impedance


Figure 28. V. 35 Driver Output Short-Circuit Impedance


Figure 29. V. 35 Driver Output Rise/Fall Time


Figure 30. V. 35 Receiver Input Source Impedance


Figure 31. V. 35 Receiver Input Short-Circuit Impedance


Figure 32. Driver Output Leakage Current Test


Figure 33. Driver/Receiver Timing Test Circuit


Figure 34. Driver Timing Test Load Circuit


Figure 35. Receiver Timing Test Load Circuit


Figure 36. Driver Propagation Delays


Figure 37. Driver Enable and Disable Times


Figure 38. Receiver Propagation Delays


Figure 39. Receiver Enable and Disable Times


Figure 40. V. 28 (RS-232) and V. 10 (RS-423) Driver Enable and Disable Times


Figure 41. Typical V. 28 Driver Output Waveform


Figure 43. Typical V. 11 Driver Output Waveform


Figure 45. Typical V. 11 Driver Output Waveform at 20MHz


Figure 42. Typical V. 10 Driver Output Waveform


Figure 44. Typical V. 35 Driver Output Waveform


Figure 46. Typical V. 35 Driver Output Waveform at 20 MHz


Figure 47. Functio nal Diagram

## FEATURES

The SP509 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP509 offers the hardware interface modes for RS-232 (V.28), RS-449/V. 36 (V. 11 and V.10), EIA-530 (V. 11 and V.10), EIA-530A (V. 11 and V.10), V. 35 (V. 35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP509 has eight drivers, eight receivers, and Sipex's patented on-board charge pump $(5,306,954)$ that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, fail-safe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhancedESD protection on driver outputs and receiver inputs.

## THEORY OF OPERATION

The SP509 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

## Drivers

The SP509 has eight enhanced independent drivers. Control for the mode selection is done via a threebit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits -ITU-T-V. 28 (RS-232), ITU-T-V. 10 (RS-423), ITU-T-V. 11 (RS-422), and CCITT-V. 35.

The V. 28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5 \mathrm{~V}$ (with $3 \mathrm{k} \Omega$ \& 2500 pF loading), and can operate over 120 kbps . Since the SP509 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10 \mathrm{~V}$. The V. 28 driver architecture is similar to Sipex's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ measurements of $\pm 4.0 \mathrm{~V}$ to $\pm 6.0 \mathrm{~V}$. When terminated with a $450 \Omega$ load to ground, the driver output will not deviate more than $10 \%$ of the open circuit value. This is in compliance of the ITU V. 10 specification. The V. 10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V. 10 drivers are guaranteed to transmit over 120 kbps , but can operate at over 1 Mbps if necessary.

The third type of drivers are V. 11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain $\pm 2 \mathrm{~V}$ differential output levels with a load of $100 \Omega$. The signal levels and drive capability of these drivers allow the drivers to also support RS- 485 requirements of $\pm 1.5 \mathrm{~V}$ differential output levels with a $54 \Omega$ load. The strength allows the SP509 differential driver to drive over long cable lengths with minimal signal degradation. The V. 11 drivers are used in RS-449, EIA-530, EIA-530A and V. 36 modes as Category I signals which are used for clock and data. Sipex's new driver design over its predecessors allow the SP509 to operate over 40 Mbps for differential transmission.

The fourth type of drivers are V. 35 differential drivers. There are only three available on the SP509 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550 mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ depending on load conditions. This termination network is basically a " Y " configuration consisting of two $51 \Omega$ resistors connected in series and a $124 \Omega$ resistor connected between the two $50 \Omega$ resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 47. The enable pins have internal pull-up and pulldown devices, depending on the active polarity of the receiver, that enable the driver upon poweron if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3 -state.

The driver inputs are both TTL or CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500 \mathrm{k} \Omega$.

## Receivers

The SP509 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prearranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface
protocols of the receivers. Table 1 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits-ITU-T-V . 28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of $\pm 15 \mathrm{~V}$ and can receive signals downs to $\pm 3 \mathrm{~V}$. The input sensitivity complies with RS-232 and V . 28 at $\pm 3 \mathrm{~V}$. The input impedance is $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ in accordance to RS232 and V.28. The receiver output produces a TTL/CMOS signal with a +2.4 V minimum for a logic " 1 " and a +0.4 V maximum for a logic " 0 ". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V. 35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120 kbps .

The second type of receiver is a differential type that can be configured internally to support ITU-T-V. 10 and CCITT-V. 35 depending on its input conditions. This receiver has a typical input impedance of $10 \mathrm{k} \Omega$ and a differential threshold of less than $\pm 200 \mathrm{mV}$, which complies with the ITU-T-V. 11 (RS-422) specifications. V. 11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X. 21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V. 10 circuits. The differential V. 11 transceiver has improved architecture that allows over 40 Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically $120 \Omega$ connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed $100 \Omega$, thus complying with the V. 11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a $V .11$ receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X. 21.

The same receivers also incorporate a termination network internally for V. 35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two $51 \Omega$ resistors connected in series and a $124 \Omega$ resistor connected between the two $50 \Omega$ resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V. 11 receiver.

The differential receivers can be configured to be ITU-T-V. 10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V. 10 receivers can operate over 1 Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X. 21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will eitherenable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 47. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V. 28 and V. 10 receivers, there are internal $5 \mathrm{k} \Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

## CHARGE PUMP

The charge pump is a Sipex-patented design $(5,306,954)$ and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ outputs are regulated to +5.8 V and -5.8 V , respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

## Phase 1

$\ldots \mathrm{V}_{\mathrm{SS}}$ charge storage ___During this phase of the clock cycle, the positive side of capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are initially charged to $\mathrm{V}_{\mathrm{CC}} . \mathrm{C}+$ is then switched to ground and the charge in $\mathrm{C}_{1}-$ is transferred to $\mathrm{C}_{2}-$. Since $\mathrm{C}_{2}+$ is connected to $\mathrm{V}_{\mathrm{CC}}$, the voltage potential across capacitor $\mathrm{C}_{2}$ is now $2_{\mathrm{X}} \mathrm{V}_{\mathrm{CC}}$.

## Phase 2

- $\mathrm{V}_{\text {SS }}$ transfer -Phase two of the clock connects the negative terminal of $\mathrm{C}_{2}$ to the $\mathrm{V}_{\mathrm{SS}}$ storage capacitor and the positive terminal of $\mathrm{C}_{2}$ to ground, and transfers the negative generated voltage to $\mathrm{C}_{3}$. This generated voltage is regulated to -5.8 V . Simultaneously, the positive side of the capacitor $\mathrm{C}_{1}$ is switched to $\mathrm{V}_{\mathrm{CC}}$ and the negative side is connected to ground.


## Phase 3

$-V_{D D}$ charge storage - The third phase of the clock is identical to the first phase-the charge transferred in $\mathrm{C}_{1}$ produces $-\mathrm{V}_{\mathrm{CC}}$ in the negative terminal of $\mathrm{C}_{1}$ which is applied to the negative side of the capacitor $\mathrm{C}_{2}$. Since $\mathrm{C}_{2}+$ is at $\mathrm{V}_{\mathrm{CC}}$, the voltage potential across $\mathrm{C}_{2}$ is $2_{\mathrm{x}} \mathrm{V}_{\mathrm{CC}}$.

## Phase 4

$-\mathrm{V}_{\mathrm{DD}}$ transfer —The fourth phase of the clock connects the negative terminal of $\mathrm{C}_{2}$ to ground, and transfers the generated 5.8 V across $\mathrm{C}_{2}$ to $\mathrm{C}_{4}$, the $\mathrm{V}_{\mathrm{DD}}$ storage capacitor. This voltage is regulated to +5.8 V . At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor $\mathrm{C}_{1}$ is switched to $\mathrm{V}_{\mathrm{CC}}$ and the negative side is connected to ground, and the cycle begins again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both $\mathrm{V}^{+}$and $\mathrm{V}^{-}$are separately generated from $\mathrm{V}_{\mathrm{CC}}$; in a no-load condition $\mathrm{V}^{+}$and $\mathrm{V}^{-}$will be symmetrical. Older charge pump approaches that generate $\mathrm{V}^{-}$from $\mathrm{V}^{+}$will show a decrease in the magnitude of $\mathrm{V}^{-}$compared to $\mathrm{V}^{+}$due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250 kHz . The external capacitors can be as low as $1 \mu \mathrm{~F}$ with a 16 V breakdown voltage rating.

## TERM_OFF FUNCTION

The SP509 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500 \mathrm{k} \Omega$, which will default in a "ON" condition during power-up if V. 35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

## LOOPBACK FUNCTION

The SP509 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 52. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

## DECODER AND D_LATCH FUNCTION

The SP509 contains a the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW (" 0 "), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP509 accordingly. If tied to a logic HIGH(" 1 "), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP509 will be undefined.

## ESD TOLERANCE

The SP509 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

## CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Sipex's previous multi-protocol serial transceiver IC's the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP509 is also tested in-house at Sipex and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP509, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.


Figure 48. SP509 Loopback Path


Figure 49. Configuring SP509 to Operate as either DCE or DTE


| DIMENSIONS <br> Minimum/Maximum <br> $(\mathrm{mm})$ | 100-PIN LQFP <br> JEDEC MS-026 <br> (BED) Variation |  |  |
| :---: | :---: | :---: | :---: |
| SYMBOL | MIN | NOM | MAX |
| A |  |  | 1.60 |
| A1 | 1.05 |  | 0.15 |
| A2 | 0.17 | 0.22 | 0.27 |
| b | 16.00 BSC |  |  |
| D | 14.00 BSC |  |  |
| D1 | 0.50 BSC |  |  |
| e | 16.00 BSC |  |  |
| E | 14.00 BSC |  |  |
| E1 | 100 |  |  |
| N |  |  |  |


| COMMON DIMENSIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBL | MIN | NOM | MAX |  |
| C | 0.09 |  | 0.20 |  |
| L | 0.45 | 0.60 | 0.75 |  |
| L1 | 1.00 REF |  |  |  |



|  |  | 8 －дәл！əวə¢ | $\mathrm{N} \exists \mathrm{W} \perp$ | 81 |
| :---: | :---: | :---: | :---: | :---: |
| Z9 | （ $\forall$ ）W 1 |  | W 1 | $\varepsilon \downarrow$ |
|  |  | L＾əл！əəәу | \＃NヨО1 | LV |
| 19 | $\bigcirc 1$ |  | IY | で |
| 69 | （g） 1 ¢ | $9{ }^{-1}$ дл！əәәу | \＃Nヨı【と | 91 |
| 09 | （ $\forall$ ）$\perp$ ¢ ${ }^{\text {d }}$ |  | ヨ10 000 | レV |
| 99 | （g）WO | $9^{-}$дəл！əəәу | \＃NヨWQ | Sl |
| LG | （ $\forall$ ）WO |  | YSO | Ot |
| 七G | （g）SJ | $\nabla^{-}$－əл！əәәу | \＃NヨSO | $\checkmark$ |
| SG | （ $\forall$ ）S〕 |  | S 10 | $6 \varepsilon$ |
| LS | （g） $\mathrm{O}^{1} \perp$ | $\varepsilon^{-}$－əл！əəə¢ | \＃Nヨコ×」 | $\varepsilon 1$ |
| EG | （ $\forall$ ） $\mathrm{OX}^{\text {¢ }}$ |  | OX」 | $8 \varepsilon$ |
| 67 | （8）$\perp$ ¢ | 乙－＾өл！əəə¢ | \＃Nヨ 1 ¢ | て1 |
| OG | $(\forall) \perp \square$ |  | Oxy | LE |
| $\angle \nabla$ | （g）${ }^{\text {d }}$ | $1^{-}$－əл！əəə¢ | \＃NヨGY | レレ |
| 87 | （ $\forall$ ）$\square$ y |  | Qxy | $9 \varepsilon$ |
|  |  | 8 －ләл！и | \＃Nヨ77 | OL |
| $\varepsilon 9$ | （ $\forall$ ） 77 |  | 77 | S\＆ |
|  |  | L－ләл！10 | Nヨ7\％ | 6 |
| S9 | （ $\forall$ ） 7 y |  | 71 | $\downarrow \varepsilon$ |
| 62 | （g）$\ggg 8$ | $9^{-1}$－ | Nヨフソप्ర | 8 |
| 18 | （ $\forall$ ） ¢ $^{\text {dy }}$ |  | ヨコロ 030 | $\varepsilon \varepsilon$ |
| 82 | （g）$¢ 1$ | $g^{-1}$－ | NヨY1 | L |
| GL | （ $\forall$ ） y ¢ |  | Y 10 | 乙\＆ |
| 98 | （g） Sy | $\nabla^{- \text {－лли！}}$ | NヨS | 9 |
| E8 | （ $\forall$ ）S |  | Sıy | $1 \varepsilon$ |
| 06 | （g）$\perp$ S | ع－ләл！д | $\mathrm{N} \exists \perp \mathrm{S}$ | G |
| $\angle 8$ | $(\forall) \perp S$ |  | IS | $0 \varepsilon$ |
| S6 | （g）$\perp \perp$ | $\chi^{-1}$－ | Nヨ 11 | $\dagger$ |
| Z6 | $(\forall) \perp \perp$ |  | ヨЈ× 1 | 62 |
| 001 | （g） OS | $1-$－əөハ！ | NヨOS | $\varepsilon$ |
| $\angle 6$ | （ $\forall$ ） OS |  | －$\times 1$ | 82 |
| dəqunn u！d | ग！uowəuW u！d | ఛ！${ }^{\text {！}}$ | गฺuowəuW U！d | 」əqunn u！d |
| ı이วәuйつ |  |  |  |  |

proprietary／non－standard implementations
7




|  |  |  | $10() \mathrm{g}$ |  |  |  |  | səsn $\forall$ <br> od pue | 08s- | ؛ג | 乙Z uld （0） $4 \perp$ ןиио！̣е | uo ןeu6！s pue（コつ） <br> 아 | ｜y sppe p ysa 10 <br> s əx suo | pue yıa <br>  suone | pue $y$ <br> 品）レレ <br> цәшә｜ <br> ubis pue |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | NN | $2 \downarrow$ | 8で＾ | 81 | W | O＇＾ | 92 | W 1 | 0 ¢＇＾ | 92 | W $\perp$ | $8 \mathrm{~B}^{\prime} \wedge$ |
|  |  |  |  |  |  | $r$ | SZ1 | 8でへ |  |  |  | $\ddagger$ ¢ | Iप | 01＾へ | zz | $\exists \bigcirc$ | 8でへ |
|  |  |  |  |  |  |  |  |  | $1 \varepsilon$ | （8）प्ర | い＇へ | 01 | （8）$\ddagger$ O | じへ |  |  |  |
|  |  |  |  |  |  | $\pm$ | 601 | $8 \mathrm{C}^{\prime} \wedge$ | \＆ | （v） y $^{\text {y }}$ | い＇へ | 8 | （ $\forall$ ）$\ddagger$ | じへ | 8 | $\pm 0$ | 8て＇＾ |
|  |  |  | ＊＊ | （g） 8 | L＇へ |  |  |  | 62 | （8）WO | い＇へ | $\ddagger$ ¢ | （8） 3 | Z／L＇へ |  |  |  |
| $L$ | ！do | 01＊ | ＊＊ | （V）8 | じへ | $\exists$ | 201 | $8 \mathrm{~B}^{\prime} \wedge$ | $\ldots$ | （v）WO | いへへ | 9 | （ $\forall$ ）${ }^{\text {（ }}$ | 01／L－N | 9 | 30 | $8 \mathrm{C}^{\prime} \wedge$ |
| 2 | ！ 1 SSH | ＊01＾ | 21 | （8） | じへ |  |  |  | L | （g）S5 | いへへ | \＆1 | （8）${ }^{\text {a }}$ | じへ |  |  |  |
|  | aNO |  | 9 | （ $\forall$ ） | H－へ | 0 | 901 | $8 \mathrm{~B}^{\prime} \wedge$ | 6 | （v） S$)$ | いへ | 9 | （ ） $\mathrm{B}^{\text {（ }}$ | じへ | 9 | 85 | 8て＇へ |
|  |  |  | \＆1 | （g）S | い＇へ | V | tll | ¢ $\varepsilon^{\prime} \wedge$ | $\varepsilon 乙$ | （8） 1 S | いへへ | 21 | （8） 90 | じへ |  |  |  |
|  |  |  | 9 | （ $\forall$ ） | 以＇へ | $\lambda$ | tll | ¢ $\varepsilon^{\prime} \wedge$ | 9 | （v） 1 S | い＇へ | St |  | じへ | Sl | g0 | 8で＾ |
|  |  |  |  |  |  | X | SLI | ¢ $\varepsilon^{\prime \prime} \wedge$ | 92 | （8） 1 y | いへへ | 6 | （8）00 | じへ |  |  |  |
|  |  |  |  |  |  | $\wedge$ | SLL | ¢ $\varepsilon^{\prime} \wedge$ | 8 | （V）$\perp$ Y | H＇へ | $\angle 1$ | （ $\forall$ ）${ }^{\text {a }}$ | い＇へ | 4 | 00 | 8て＇＾ |
| 8 | ＋axy | い「へ | 11 | （g）प्y | L＇へ | 1 | tol | ¢ $\varepsilon^{\prime \prime} \wedge$ | $\dagger 2$ | （8）ay | い＇へ | 91 | （8）98 | じへ |  |  |  |
| s | －axy | い＇へ | ＋ | （V）${ }^{\text {d }}$ | 以＇へ | y | tol | ¢ $\varepsilon^{\prime} \wedge$ | 9 | （v）वy | いへ | $\varepsilon$ | （V） 98 | レイへ | $\varepsilon$ | 98 | 8て＇＾ |
|  |  |  |  |  |  | 7 | しっし | $8 \mathrm{~B}^{\prime} \wedge$ | 01 | 77 | 01＾＾ | 81 | 77 | 01＾＾ | 81 | 77 | 8で＾ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | N | Otl | $8 \mathrm{C}^{\prime} \wedge$ | t | 7 | O1＾＾ | 12 | 7 | 01＾＾ | 12 | 71 | 8で＾ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | $0 \varepsilon$ | （g） | い「へ | $\varepsilon 乙$ | （8）${ }^{\text {a }}$ | Z／L1．＾ |  |  |  |
| 1 | O्रSH | 01．＾ |  |  |  | H | 801 | $8 \mathrm{~B}^{\prime} \wedge$ | Z | （v）${ }^{\text {d }}$ | H＇へ | 02 | （ ）$^{\text {a }}$ | OL／L＇N | 02 | 0 | $8{ }^{8} \times 1$ |
|  |  |  | 01 | （8） 5 | $1 \square^{\circ} \wedge$ |  |  |  | ¢ | （g）S | Lİへ | 61 | （8） $\mathrm{V}^{\text {a }}$ | L1＾へ |  |  |  |
|  |  |  | $\varepsilon$ | （ $)$ | じへ | 0 | S01 | $8 \mathrm{~B}^{\prime} \wedge$ | ， | （v） Sy | い＇へ | $\dagger$ | （ $\forall$ ）$\bigcirc$ | じへ | $\dagger$ | $\forall \bigcirc$ | $8 \mathrm{C}^{\prime} \wedge$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ＊＊+1 | （g） X | じへ | M | عLL | ¢ $\varepsilon^{\prime} \wedge$ | 98 | （8）$\Perp 1$ | い＇へ | 15 | （9） Va | レ－へ |  |  |  |
|  |  |  | $* * L$ | （ $\forall$ ） X | H－N | ก | عIL | ¢ $\varepsilon^{\prime} \wedge$ | $\angle$ | （ $\forall$ ）$\Perp$ | Hंへ | †2 | （ $\forall$ ）$\forall$ O | 11赿 | †2 | $\forall 0$ | 8で＾ |
| 9 | ＋${ }^{\text {a }}$－ | い「へ | 6 | （g）$\perp$ | いへ | S | ع0L | ¢ $\varepsilon^{\prime} \wedge$ | 乙 | （8）as | いへ | tl | （8） P ¢ | レ゙へ |  |  |  |
| $\varepsilon$ | －0x1 | H＇＾ | Z | （ $\forall$ ）$\perp$ | H．＾ | d | ع01 | ¢8， | ， | （ ${ }^{\text {a }}$ as | 以へ | 2 | （ $)^{\text {V }}$－ | 以へ | 2 | $\forall 8$ | $8 \chi^{\prime} \wedge$ |
| （f）uld | गu | ${ }^{\text {ed }}$ ， 1 | （6）uld | गu | ${ }^{\text {əd } \wedge_{1}}$ | （W）uld | गu | ${ }_{\text {ad }}$ | （W）uld | गu | ${ }_{\text {od }}$ | （W）uld | $\stackrel{\text { गu }}{\text { गüus }}$ | ${ }_{\text {od }}$ | （W）uld | गִu | ${ }_{\text {od }}{ }_{\text {eld }}$ |
| 8 －NIO | ошәuw | 18u6！s | Sl－ga | ошәun | Іеu6！ | †EW | ошәй | Ieub！ | Le－qa | ошәи， | ıeu6！s | sz－ga | оиәuv | 18u6！s | $\mathrm{sz-ga}$ | ошәии | ıeu¢！ |
|  |  |  | LZ＇X |  |  | $9 \varepsilon^{\prime} \wedge$ |  |  | 6 tb －Sy |  |  | 08c－71］ |  |  | ャでへ10 て¢乙－sy |  |  |

## ORDERING INFORMATION



Available in lead free packaging. To order add "-L" suffix to part number.
Example: SP509CF/TR = standard; SP509CF-L/TR = lead free

## REVISION HISTORY

| DATE | REVISION | DESCRIPTION |
| :---: | :---: | :--- |
| $3 / 31 / 04$ | A | Implemented tracking revision. |
| $6 / 14 / 04$ | B | Added tables to pages 27 and 28. |
| $8 / 19 / 04$ | C | Corrected pin description table and figure 49. Updated DCE/DTE <br> tables. |
|  |  |  |

ANALOGEXCELLENCE

## Sipex Corporation

Headquarters and
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600

