19-2751: Rev 0: 1/03

专业PCB打样工厂 ,24小时加急出货

M /X /M +3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

General Description

The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive +3.3V/+5V nonlatching or dual-coil-latching relays. These devices are especially useful when driving +3V relays. Each independent open-drain output features a 2Ω on-resistance and is guaranteed to sink 70mA (min) of load current. Both devices consume less than 50µA (max) quiescent current and have 1µA output off-leakage current.

The MAX4820 features an SPI™-/QSPI™-/MICROWIRE™compatible serial interface. Input data is shifted into an 8bit shift register and latched to the outputs when \overline{CS} transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs.

The MAX4821 features a 4-bit (A0, A1, A2, LVL) parallel-input interface. The first three bits (A0, A1, A2) determine the output address, and the fourth bit (LVL) determines whether the selected output is switched on or off. Data is latched to the outputs when CS transitions from low to high.

Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin thin QFN packages.



SPI and QSPI are trademarks of Motorola, Inc.

CROWIRE is a trademark of National Semiconductor Corp.

- Features
- 8 Independent Output Channels
- Built-In Inductive Kickback Protection
- Drive +3V and +5V Relays
- Guaranteed 70mA (min) Coil Drive Current
- SET Function to Turn On All Outputs Simultaneously
- RESET Function to Turn Off All Outputs Simultaneously
- SPI-/QSPI-/MICROWIRE-Compatible Serial Interface (MAX4820)
- Serial Digital Output for Daisy Chaining (MAX4820)
- Parallel Interface (MAX4821)
- Low 50µA (max) Quiescent Supply Current
- Space-Saving 20-Pin Thin QFN Package

Ordering Information

	and the second
TEMP RANGE	PIN-PACKAGE
<mark>-40°C</mark> to +85°C	20 Thin QFN-EP
-40°C to +85°C	20 TSSOP
-40°C to +85°C	20 Thin QFN-EP
-40°C to +85°C	20 TSSOP
	TEMP RANGE -40°C to +85°C

*For maximum heat dissipation, packages have an exposed pad (EP) on the bottom. Solder exposed pad to GND.

Pin Configurations



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V _{CC} , СОМ	0.3V to +6.0V
OUT	0.3V to (V _{COM} + 0.3V)
CS, SCLK, DIN, SET, RESET, AC), A1, A2, LVL0.3V to +6.0V
DOUT	0.3V to (V _{CC} + 0.3V)
Continuous OUT_ Current (all ou	utputs turned on)150mA
Continuous OUT_ Current (singl	e output turned on)300mA

Continuous Power Dissipation (T _A = +70°C) 20-Lead Thin QFN	
(derate 16.9mW/°C above +70°C)	1350mW
θυΑ	59.3°C/W
20-Pin TSSOP	
(derate 21.7mW/°C above +70°C)	1739mW
θ_JA	46°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3V \text{ to } +5.5V, V_{COM} = V_{CC}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
Operating Voltage	V _{CC}			2.3		5.5	V
Quiacoant Current	la	I _{OUT} = 0,	$V_{CC} = 3.6V$		15	50	
Quescent Current	IQ	logic inputs = 0 or V_{CC}	$V_{CC} = 5.5V$		20	70	μΑ
Thermal Shutdown					160		°C
Power-On Reset				0.8	1.5	2.2	V
Power-On Reset Hysteresis					140		mV
DIGITAL INPUTS (SCLK, DIN, \overline{CS}	, LVL, A0, A1	I, A2, RESET, SET)					
Input Logic High Voltago	Viii i	$V_{CC} = 3.3V$		2.0			V
Input Logic High Voltage	VIH	$V_{CC} = 5V$		2.4			v
Input Logic Low Voltago	Mu	$V_{CC} = 3.3V$				0.6	V
Input Logic Low Voltage	VIL	$V_{CC} = 5V$				0.8	v
Input Logic Hysteresis	VHYST				150		mV
Input Leakage Currents	ILEAK	Input voltages = 0 or 5.5V		-1.0	0.01	+1.0	μA
CIN Input Capacitance	CIN				5		рF
DIGITAL OUTPUT (DOUT)							
DOUT Low Voltage	V _{OL}	I _{SINK} = 6mA				0.4	V
DOUT High Voltage	VOH	ISOURCE = 0.5mA		V _{CC} - 0.5	5		V
RELAY OUTPUT DRIVERS (OUT1	–OUT8)						
OLIT Drive Current		$V_{CC} = 2.7 V$		70			~ ^
OUT_Drive Current		$V_{CC} = 4.5V$		70			mA
OUT_ On-Resistance	R _{ON}	$V_{CC} = 2.7V$			2	6	Ω
OUT_ Voltage	Vout_	$V_{CC} = 3.0V, I_{OUT} = 70mA$				0.4	V
IOUT Off-Leakage Current	ILEAK	$V_{OUT_} = V_{CC}$, all outputs off		-1		+1	μA
Kickback Diode Forward Voltage	VFORW	I _{OUT} = 150mA (Note 2)				1.5	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3V \text{ to } +5.5V, V_{COM} = V_{CC}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SPI TIMING (MAX4821)	1					
Turn-On Time (OUT_)	t _{ON}	From rising edge of \overline{CS} , $R_L = 50\Omega$, $C_L = 50pF$			1.0	μs
Turn-Off Time (OUT_)	tOFF	From rising edge of \overline{CS} , $R_L = 50\Omega$, $C_L = 50pF$			1.0	μs
SCLK Frequency	f SCLK		0		2.1	MHz
Cycle Time	tCH + tCL		480			ns
CS Fall to SCLK Rise Setup	tcss		240			ns
CS Rise to SCLK Hold	tCSH		240			ns
SCLK High Time	tСН		190			ns
SCLK Low Time	tCL		190			ns
Data Setup Time	tDS		100			ns
Data Hold Time	tDH		0			ns
SCLK Fall to DOUT Valid	tDO	50% of SCLK to 10% of DOUT, $C_L = 50 pF$		85	120	ns
Rise Time (DIN, SCLK, CS, SET, RESET)	tSCR	20% of V _{CC} to 70% of V _{CC} , C _L = 50pF			2	μs
Fall Time (DIN, SCLK, CS, RESET, SET)	tSCF	20% of V _{CC} to 70% of V _{CC} , C _L = 50pF			2	μs
RESET Min Pulse Width	t _{RW}		70			ns
SET Min Pulse Width	tsw		70			ns
PARALLEL TIMING (MAX4820)						
Turn-On Time	t _{ON}	From rising edge of \overline{CS} , $R_L = 50\Omega$, $C_L = 50pF$			1	μs
Turn-Off Time	tOFF	From rising edge of \overline{CS} , $R_L = 50\Omega$, $C_L = 50pF$			1	μs
LVL Setup Time	tLS		100			ns
LVL Hold Time	tLH		0			ns
Address to CS Setup Time	t _{AH}		100			ns
Address to \overline{CS} Hold Time	tas		0			ns
Rise Time (A2, A1, A0, LVL)	tSCR	20% of V _{CC} to 70% of V _{CC} , C _L = 50pF			2	μs
Fall Time (A2, A1, A0, LVL)	tSCF	20% of V _{CC} to 70% of V _{CC} , C _L = 50pF			2	μs
RESET Pulse Width	t _{RW}		70			ns
SET Pulse Width	tsw		70			ns

Note 1: Specifications at -40°C are guaranteed by design and not production tested.

Note 2: After relay turn-off, inductive kickback may momentarily cause the voltage at OUT_ to exceed V_{COM}. This is considered part of normal operation and will not damage the device.





M/XI/M

MAX4820/MAX4821

4



	PIN				
MAX	4820	МАХ	4821		FUNCTION
THIN QFN	TSSOP	THIN QFN	TSSOP	NAME	FUNCTION
1	3	1	3	RESET	Reset Input. Drive $\overline{\text{RESET}}$ low to clear all latches and registers (all outputs are turned off). $\overline{\text{RESET}}$ overrides all other inputs. If $\overline{\text{RESET}}$ and $\overline{\text{SET}}$ are pulled low at the same time, then $\overline{\text{RESET}}$ takes precedence.
2	4	2	4	CSChip-Select Input.MAX4820: Drive CS low to select the device. When CS is low, data at DIN clocked into the 8-bit shift register on SCLK's rising edge. Drive CS from lo to high to latch the data to the registers and activate the appropriate relays MAX4821: Drive CS low to select the device and set level on LVL. Drive C from low to high to latch the address and level data to the output.	
3	5			DIN	Serial Data Input
4	6		_	SCLK Serial Clock Input	
5	7	_	_	DOUT Serial Data Output. DOUT is the output of the 8-bit shift register. This output of the 8-bit shift register. This output can be used to daisy chain multiple MAX4820s. The data at DOUT appear synchronous to SCLK's falling edge.	
6	8			N.C.	No Connection
7	9	7	9	GND	Ground
8	10	8	10	OUT8	Open-Drain Output 8. Connect OUT8 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
9	11	9	11	OUT7	Open-Drain Output 7. Connect OUT7 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
10, 16	12, 18	10, 16	12, 18	PGND	Power Ground. PGND is a return for the output sinks. Connect PGND pins together and to GND.
11	13	11	13	OUT6	Open-Drain Output 6. Connect OUT6 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.

Pin Description	(continued)
------------------------	-------------

	PIN				
МАХ	4820	MAX	(4821		FUNCTION
THIN QFN	TSSOP	THIN QFN	TSSOP	NAME	FUNCTION
12	14	12	14	OUT5	Open-Drain Output 5. Connect OUT5 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
13	15	13	15	$\begin{array}{c} \mbox{Common Free-Wheeling Diodes. Connect COM to V_{CC}. COM can a connected to a separate supply that is higher than V_{CC}. In that cas V_{CC} to GND with a 0.1 \mbox{μ}F capacitor. \end{array}$	
14	16	14	16	OUT4	Open-Drain Output 4. Connect OUT4 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance.
15	17	15	17	OUT3 Open-Drain Output 3. Connect OUT3 to the low side of a relay coil. The output is pulled to PGND when activated, but otherwise is high impedent.	
17	19	17	19	OUT2 Open-Drain Output 2. Connect OUT2 to the low side of a relay coil. Th output is pulled to PGND when activated, but otherwise is high impeda	
18	20	18	20	OUT1 Open-Drain Output 1. Connect OUT1 to the low side of a relay coil. output is pulled to PGND when activated, but otherwise is high imp	
19	1	19	1	V _C C	Input Supply Voltage. Bypass V_{CC} to GND with a 0.1µF capacitor.
20	2	20	2	Set Input. Drive SET low to set all latches and registers high (all outp turned on). SET overrides all parallel and serial control inputs. RESE overrides SET under all conditions.	
_	_	3	5	Level Input. LVL determines whether the selected address is switched off. A logic high on LVL switches on the addressed output. A logic low LVL switches off the addressed output.	
		4	6	AO	Digital Address "0" Input. (See Table 2 for address mapping.)
_	_	5	7	A1	Digital Address "1" Input. (See Table 2 for address mapping.)
—	—	6	8	A2	Digital Address "2" Input. (See Table 2 for address mapping.)
_	_	_	_	EP Exposed Pad. Solder exposed pad to GND.	

Detailed Description

The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive +3.3V/+5V non-latching or dual-coil-latching relays. These devices are especially useful when driving +3V relays. Each independent open-drain output features a 2Ω on-resistance and is guaranteed to sink 70mA (min) load current. Both devices consume less than 50µA (max) quiescent current and feature 1µA (min) output off-leakage current.

The MAX4820 features an SPI/QSPI/MICROWIRE-compatible serial interface. Input data is shifted into an 8-bit shift register and latched to the outputs when \overline{CS} transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs. The MAX4821 features a 4-bit (A0, A1, A2, LVL) parallel input interface. The three bits (A0, A1, A2) determine the output address, and LVL determines whether the selected output is switched on or off. Data is latched to the outputs when $\overline{\text{CS}}$ transitions from low to high.

Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin thin QFN packages.





Figure 1. 3-Wire Serial-Interface Timing Diagram (MAX4820 only)

Table 1. Serial Input Address Map (MAX4820 Only)

DIN	D0	D1	D2	D3	D4	D5	D6	D7
OUT_	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7	OUT8

Digital Interface Serial Interface (MAX4820)

The serial interface consists of an 8-bit shift register and parallel latch controlled by SCLK and \overline{CS} . The input to the shift register is an 8-bit word. Each data bit controls one of the eight outputs, with the most significant bit (D7) corresponding to OUT8 and the least significant bit (D0) corresponding to OUT1 (see Table 1). When \overline{CS} is low (device is selected), data at DIN is clocked into the shift register synchronously with SCLK's rising edge. Driving \overline{CS} from low to high latches the data in the shift register to the parallel latch.

DOUT is the output of the shift register. Data appears on DOUT synchronously with SCLK's falling edge and is identical to the data at DIN delayed by eight clock cycles. When shifting the input data, D7 is the first bit in and out of the shift register.

While \overline{CS} is low, the switches always remain in their previous state. Drive \overline{CS} high after 8 bits of data have been shifted in to update the output state and inhibit further data from entering the shift register. When \overline{CS} is high, transitions at DIN and SCLK have no effect on the output, and the first input bit (D7) is present at DOUT.

If the number of data bits entered while \overline{CS} is low is greater or less than 8, the shift register contains only the last 8 data bits, regardless of when they were entered.

The 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE standards. The latch that drives the analog switch is updated on the rising edge of \overline{CS} , regardless of SCLK's state.

Parallel Interface (MAX4821)

The parallel interface consists of three address bits (A0, A1, A2) and one level selector bit (LVL). The address bits determine which output is updated, and the level bit determines whether the addressed output is switched on (LVL = high) or off (LVL = low). When \overline{CS} is high, the address and level bits have no effect on the state of the outputs. Driving \overline{CS} from low to high latches the address and level data to the parallel register and updates the state of the outputs. Address data entered after \overline{CS} is pulled low is not reflected in the state of the outputs following the next low-to-high transition on \overline{CS} (Figure 2).



MAX4820/MAX482



Figure 2. Parallel Interface Timing Diagram (MAX4821 only)

SET/RESET Functions

The MAX4820/MAX4821 feature set and reset inputs that allow the user to simultaneously turn all outputs on or off using a single control line. Drive SET low to set all latches and registers to 1 and turn all outputs on. SET overrides all serial/parallel control inputs. Drive RESET low to clear all latches and registers and turn all outputs off. RESET overrides all other inputs, including SET.

(MAX4821 Only)							
A2	A1	A0	OUTPUT				
Low	Low	Low	OUT1				
Low	Low	High	OUT2				

Table 2. Parallel Interface Address Map

A2	A1	A0	OUTPUT
Low	Low	Low	OUT1
Low	Low	High	OUT2
Low	High	Low	OUT3
Low	High	High	OUT4
High	Low	Low	OUT5
High	Low	High	OUT6
High	High	Low	OUT7
High	High	High	OUT8

Applications Information

Daisy Chaining

///XI//

The MAX4820 features a digital output, DOUT, that provides a simple way to daisy chain multiple devices. This feature allows the user to drive large banks of relays using only a single serial interface. To daisy chain multiple devices, connect all CS pins together, and connect the DOUT of one device to the DIN of another device (see Figure 3). During operation, a stream of serial data is shifted through all the MAX4820s in series. When \overline{CS} goes high, all outputs update simultaneously.

The MAX4820 can also be used in a slave configuration that allows the user to address individual devices. Connect all the DIN pins together, and use the \overline{CS} input to address one device at a time. Drive CS low to select a slave and input the data into the shift register. Drive CS high to latch the data and turn on the appropriate outputs. Typically, in this configuration only one slave is addressed at a time.



Figure 3. Daisy-Chain Configuration

MAX4820/MAX4821

Inductive Kickback Protection

The MAX4820/MAX4821 feature built-in inductive kickback protection to reduce the voltage spike on OUT_ generated by a relay's coil inductance when the output is suddenly switched off. Internal diodes connected from each output to COM allow the inductor current to flow back to the supply. Connect the common cathode (COM) of the internal protection diodes to $V_{\mbox{CC}}.$

COM also can be connected to a higher voltage than V_{CC} (+6V max) for faster kickback recovery. In this configuration, bypass COM to PGND with a 0.1 μF capacitor.

COMPANY	PHONE	WEBSITE
Aromat Corp.	310-524-9862	www.aromat.com
CP Clare Corp.	978-524-6700	www.crouzet.com
Coto Techonology	401-943-2686	www.cotorelay.com
Deustch Relays, Inc.	516-499-6000	www.deutschrelays.com
Fujitsu Takamisawa	408-745-4900	www.fujitsufta.com
Hella KG Hueck	734-414-0970	www.hella.com

Relay Manufacturers

COMPANY	PHONE	WEBSITE				
NEC Electronics, Inc.	800-366-9782	www.nec-global.com				
Omron Electronics, Inc.	847-843-7900	www.oeiweb.omron.com				
Rockwell/Allen- Bradley	414-382-2000	www.ab.com				
Siemens Electromechanical Component, Inc.	770-371-3000	www.sec.siemens.com				
Teledyne Relays	213-777-0077	www.teledynerelays.com				

Typical Application Circuits







__Pin Configurations (continued)

_Chip Information

TRANSISTOR COUNT: 1301 PROCESS: BICMOS **MAX4820/MAX4821**

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



					COMM	ON DI	MENS	SIDNS						EXPD	SED	PAD	VAF	RIATI	ONS	
PKG	KG 12L 4×4		ł	16L 4×4		20L 4×4		24L 4×4			1 [ek G	D2			E2				
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	6	CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MA
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	1 🖸	T1244-2	1.95	2.10	2.25	1.95	2.10	2.2
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	1	F1644-2	1.95	2.10	2.25	1.95	2.10	2.2
A2	0.20 REF			0.20 REF			0.20 REF			0.20 REF				T2044-1	1.95	2.10	2.25	1.95	2.10	2.2
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30		T2444-1	2.45	2.60	2.63	2.45	2.60	2.6
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10								
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10								
e		0.80 350	2		0.65 BSC		0.50 BSC.		<u>}.</u>	0.50 BSC.										
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-								
<u> </u>	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50								
N	-	12			10	16		- 20		<u> </u>										
NE	-	3			4			5		6										
Jedec		VGGB			+ VGGC			5 VGGD-1			V660-2									
							1	wddb-	1		WGGD-	2	J							
NOTES 1. DI 2. AL 3. N	: MENSIOI L DIMEI IS THE	NING & S NSIONS A TOTAL I	TOLERAN ARE IN NUMBER	NCING C MILLIMET	ONFORM TERS. AN	to asmi gles ar	E Y14.5 E IN D	5M-1994 EGREES.				2]							
NOTES 1. DI 2. AL 3. N JE TH	: Mensioi L Dimei Is The Is The Term SD 95- Ie Zone	NING & ' NSIONS / TOTAL / IINAL #1 SPP-(E INDICAT	TOLERAN ARE IN NUMBER IDENTII 012. DE TED. TH	NCING C MILLIMET POF TEF FIER AND TAILS OF E TERMI	Onform Ters. An Rminals. D Termin F Termin Nal. #1	TO ASMI GLES AR IAL NUME AL ∦1 ID IDENTIFIE	e y14.5 e in d Bering Entifiei r may	5M-1994 EGREES. CONVEN R ARE O BE EITH	TION SP PTIONAL ER A M	HALL CO , BUT M IOLD OR	NFORM 1 UST BE MARKED	TO LOCATED D FEATUR	j w⊓⊦ E.	4N						
NOTES 1. DI 2. AL 3. N TH JET DI FF	: Mensioi Is The Is The Term SD 95- Ie Zone Mensioi Rom Ter	NING & NSIONS / TOTAL I INAL #1 SPP- E INDICAT N b APP RMINAL T	Tolerai Are in Number Identii D12. de Fed. th Lies to IP.	NCING C MILLIMET OF TEF FIER AND TAILS OF E TERMII METALL	onform Ters. An Rminals. D Termin F Termin Nal. #1 Jzed Tef	TO ASMI GLES AR IAL NUME AL ∦1 ID IDENTIFIE RMINAL A	e y14.5 e in d Bering Entifiei R May ND IS	5M-1994 Egrees. Conven R Are o Be eith Measuri	TION SH PTIONAL ER A M ED BETN	HALL CO , BUT M IOLD OR WEEN 0.	NFORM 1 UST BE MARKED 25 mm	TO LOCATED D FEATUR AND 0.3(₩ſT⊦ E. Dmr	₩N TN						
	: Mensioi Is The Is The Term SD 95- Ie Zone Mensioi Rom Ter O And I	NING & NSIONS / INTOTAL I INAL #1 SPP-(E INDICAT N b APP RMINAL T NE REFE	TOLERAN ARE IN NUMBER IDENTII 012. DE TED. TH LIES TO IP. R TO TI DOCOM	NCING C MILLIMET OF TEF FIER AND TAILS OF E TERMI METALL HE NUM	ONFORM TERS. AN RMINALS. D TERMIN TERMIN NAL #1 JZED TEF BER OF	TO ASMI GLES AR IAL NUME IDENTIFIE RMINAL A TERMINAL	E Y14.5 E IN D BERING ENTIFIEI R MAY ND IS .S ON	5M-1994 Egrees. Conven R Are o Be eith Measuri Each d	TION SI PTIONAL ER A M ED BETT	HALL CO , BUT M KOLD OR WEEN 0. SIDE RI	NFORM 1 UST BE : MARKED 25 mm ESPECTM	TO LOCATED D FEATUR AND 0.30 ELY.	₩ſTH E. D mr	fin m						
NOTES 1. DI 2. AL 3. N JET DIF NI 6. NI 7. AL	: Mensioi Is The Is The Term Mensioi Rom Ter O And I EPOPUL/	NING & NSIONS / INAL #1 1 SPP-(E INDICAT N b APP RMINAL T NE REFE ATION IS	TOLERAN ARE IN NUMBER IDENTII 012. DE IED. TH LIES TO IP. R TO TI POSSIB	NCING C MILLIMET POF TEF FIER AND TAILS OF E TERMI METALL HE NUM BLE IN A	ONFORM TERS. AN RMINALS. D TERMIN D TERMIN NAL #1 JZED TEF BER OF	TO ASMI GLES AR IAL NUME DENTIFIE RMINAL A TERMINAL RICAL F/	E Y14.5 E IN D BERING ENTIFIE R MAY ND IS _S ON ASHION.	5M-1994 EGREES. CONVEN R ARE O BE EITH MEASURI EACH D	TION SI PTIONAL ER A M ED BETN AND E	HALL CO , BUT M IOLD OR WEEN 0. SIDE RI	NFORM 1 UST BE MARKED 25 mm ESPECTIV	TO LOCATED D FEATUR AND 0.3(ELY.	WITH E. D mi	tiN m						
NOTES DIALN 11-25 3.4 5 5 7.6 9.0	: MENSIOI IS THE IS THE IE TERM SD 95- HE ZONE MENSIOI ROM TEF O AND I EPOPUL/ DPLANAF RAWING	NING & NSIONS / TOTAL / IINAL / SPP-(IINDICAT N b APP RMINAL T NE REFE ATION IS RITY APP CONFOR	TOLERAN ARE IN NUMBER DI2. DE TED. TH LIES TO POSSIB LIES TO MS TO	NCING C MILLIMET OF TEF FIER AND TAILS OF E TERMII METALL METALL N METALL N METALL N METALL N THE ED JEDEC 1	ONFORM TERS. AN RMINALS. D TERMIN F TERMIN NAL #1 JZED TEF BER OF A SYMMET KPOSED WO220.	TO ASMI GLES AR IAL NUME IDENTIFIE RMINAL A TERMINAL RICAL F/ HEAT SIN	e y14.5 e in d Bering Entifiei R May ND IS LS ON ASHION. IK SLUI	5M-1994 EGREES. CONVEN R ARE O BE EITH MEASURI EACH D G AS WE	TION SI PTIONAL ER A M ED BETN AND E LL AS	HALL CO , BUT M KOLD OR WEEN 0. SIDE RI THE TER	NFORM 1 UST BE I MARKED 25 mm . ESPECTM MINALS.	TO LOCATED D) FEATUR AND 0.3(ELY.	W∏+ E. Drm			MATEON				





A 2/2

21-0139

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 Printed USA

© 2003 Maxim Integrated Products

13