

捷多邦,专业PCB打样工厂,24小时加急出货 X9111

Single Supply/Low Power/1024-Tap/SPI Bus

Data Sheet

March 25, 2005

FN8159.1

Single Digitally-Controlled (XDCP™) Potentiometer

The X9111 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default data register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

Features

- 1024 Resistor Taps 10-Bit Resolution
- SPI Serial Interface for Write, Read, And Transfer
 Operations Of The Potentiometer
- Wiper Resistance, 40Ω Typical @ 5V
- · Four Non-Volatile Data Registers
- · Non-Volatile Storage of Multiple Wiper Positions
- Power On Recall. Loads Saved Wiper Position on Power Up.
- Standby Current < 3µA Max
- V_{CC}: 2.7V to 5.5V Operation
- 100kΩ End to End Resistance
- 100 yr. Data Retention
- Endurance: 100, 000 Data Changes Per Bit Per Register
- 14-Lead TSSOP
- Low Power CMOS
- · Single Supply version of the X9110

Pinout



Functional Diagram



Detailed Functional Diagram



Circuit Level Applications

- · Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- · Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- · Vary the frequency and duty cycle of timer ICs
- · Vary the dc biasing of a pin diode attenuator in RF circuits
- · Provide a control variable (I, V, or R) in feedback circuits

System Level Applications

- · Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- · Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- · Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- · Trim offset and gain errors in artificial intelligent systems

X9111

Pin Descriptions

PIN (TSSOP)	SYMBOL	FUNCTION
1	SO	Serial Data Output
2	A0	Device Address
3	NC	No Connect
4	CS	Chip Select
5	SCK	Serial Clock
6	SI	Serial Data Input
7	V _{SS}	System Ground
8	WP	Hardware Write Protect
9	A1	Device Address
10	HOLD	Device Select. Pause the Serial Bus
11	R _W	Wiper Terminal of the Potentiometer
12	R _H	High Terminal of the Potentiometer
13	RL	Low Terminal of the Potentiometer
14	V _{CC}	System Supply Voltage

Pin Descriptions

Bus Interface Pins

SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

SERIAL INPUT (SI)

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9111.

HOLD (HOLD)

HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

DEVICE ADDRESS (A₀, A₁)

The address inputs are used to set the 8-bit slave address. A match in the slave address serial data stream must be made with the address input (A1–A0) in order to initiate communication with the X9111.

CHIP SELECT (CS)

When \overline{CS} is HIGH, the X9111 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. \overline{CS} LOW enables the X9111, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on \overline{CS} is required prior to the start of any operation.

HARDWARE WRITE PROTECT INPUT (WP)

The $\overline{\text{WP}}$ pin when LOW prevents nonvolatile writes to the Data Registers.

Potentiometer Pins

R_H, R_L

The R_H and R_L pins are equivalent to the terminal connections on a mechanical potentiometer.

Rw

The wiper pin is equivalent to the wiper terminal of a mechanical potentiometer.

Bias Supply Pins

SYSTEM SUPPLY VOLTAGE (V_{CC}) AND SUPPLY GROUND (V_{SS})

The V_{CC} pin is the system supply voltage. The V_{SS} pin is the system ground.

Other Pins

NO CONNECT (NC)

Pin should be left open. This pin is used for Intersil manufacturing and test purposes.

Principles of Operation

Device Description

Serial Interface

The X9111 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked-in on the rising SCK. $\overline{\text{CS}}$ must be LOW and the $\overline{\text{HOLD}}$ and $\overline{\text{WP}}$ pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9111 is comprised of a resistor array (see Figure 1). The array contains the equivalent of 1023 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (R_H and R_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (R_W) output. Within the individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.



FIGURE 1. DETAILED POTENTIOMETER BLOCK DIAGRAM

Wiper Counter Register (WCR)

The X9111 contains a Wiper Counter Register (see Table 1) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways: (1) it may be written directly by the host via the write Wiper Counter Register instruction (serial load); (2) it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register; (3) it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9111 is powered-down. Although the register is automatically loaded with the value in R0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the R0 value into the WCR.

Data Registers (DR3 to DR0)

The potentiometer has four 10-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms. If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

A DR[9:0] is used to store one of the 1024 wiper position (0 ~1023). Table 2

Status Register (SR)

This 1-bit status register is used to store the system status (see Table 3).

WIP: Write In Progress status bit, read only.

- When WIP=1, indicates that high-voltage write cycle is in progress.
- When WIP=0, indicates that no high-voltage write cycle is in progress.

Device Instructions

Identification Byte (ID and A)

The first byte sent to the X9111 from the host, following a \overline{CS} going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device ID for the X9111; this is fixed as 0101[B] (refer to Table 4).

The A1–A0 bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1–A0 input pins. The slave address is externally specified by the user. The X9111 compares the serial data stream with the address input state; a successful compare of the address bits is required for the X9111 to successfully continue the command sequence. Only the device whose slave address matches the incoming device address sent by the master executes the instruction. The A1–A0 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS}. The

R/W bit is used to set the device to either read or write mode.

Instruction Byte and Register Selection

The next byte sent to the X9111 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 5.

TABLE 1. WIPER LATCH, WL (10-BIT), WCR9-WCR0: USED TO STORE THE CURRENT WIPER POSITION (VOLATILE, V)

WCR9	WCR8	WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V	V	V
(MSB)									(LSB)

TABLE 2. DATA REGISTER, DR (10-BIT), BIT 9-BIT 0: USED TO STORE WIPER POSITIONS OR DATA (NON-VOLATILE, NV)

BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
NV									
MSB									LSB

TABLE 3. STATUS REGISTER, SR (1-BIT)



TABLE 3. IDENTIFICATION BYTE FORMAT



TABLE 4. INSTRUCTION BYTE FORMAT



Five of the seven instructions are four bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected pot,
- Write Wiper Counter Register change current wiper position of the selected pot,
- Read Data Register read the contents of the selected data register;
- Write Data Register write a new value to the selected data register.
- **Read Status** This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The basic sequence of the four byte instructions is illustrated in Figure 3. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. The Read Status Register instruction is the only unique format (see Figure 4).

Two instructions require a two-byte sequence to complete (see Figure 2). These instructions transfer data between the

host and the X9111; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.

See Instruction format for more details.

Write in Process (WIP bit)

The contents of the Data Registers are saved to nonvolatile memory when the \overline{CS} pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command (see Figure 4).

Power Up and Down Requirements

There are no restrictions on the power-up condition of V_{CC} and the voltages applied to the potentiometer pins provided that the V_{CC} is always more positive than or equal to the voltages at R_H, R_L , and R_W , i.e., $V_{CC} \geq R_H, R_L, R_W$. There are no restrictions on the power-down condition. However, the datasheet parameters for the DCP do not apply until 1millisecond after V_{CC} reaches its final value.



X9111



FIGURE 4. FOUR-BYTE INSTRUCTION SEQUENCE (READ STATUS REGISTERS)

				IN	STRUC	TION S	ET			
INSTRUCTION	R/W	I ₃	l ₂	4	0	RB	RA	0	0	OPERATION
Read Wiper Counter Register	1	1	0	0	0	0	0	0	0	Read the contents of the Wiper Counter Register
Write Wiper Counter Register	0	1	0	1	0	0	0	0	0	Write new value to the Wiper Counter Register
Read Data Register	1	1	0	1	0	1/0	1/0	0	0	Read the contents of the Data Register pointed to RB-RA
Write Data Register	0	1	1	0	0	1/0	1/0	0	0	Write new value to the Data Register pointed to RB-RA
XFR Data Register to Wiper Counter Register	1	1	1	0	0	1/0	1/0	0	0	Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register
XFR Wiper Counter Register to Data Register	0	1	1	1	0	1/0	1/0	0	0	Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA
Read Status (WIP bit)	1	0	1	0	0	0	0	0	1	Read the status of the internal write cycle, by checking the WIP bit (read status register).

TABLE 5. INSTRUCTION SET

NOTE: 1/0 = data is one or zero

Instruction Format

Read Wiper Counter Register (WCR)

20	De	evic Iden	e Ty tifie	pe r		De Addi	evice resse	s	Ir	nstru Opc	uctio code	'n	A	Reg ddre	iste esse	r es		(Se	Wip nt by	oer I ⁄ X9	Posi 9111	tion on	SO)			(ser	Wip nt by	oer F / X9	Posit 111	tion on	SO)		<u>cs</u>
Falling Edge	0	1	0	1	0	A1	A0	R/ <u>W</u> = 1	1	0	0	0	0	0	0	0	x	x	x	x	x	x	W C R 9	W C R 8	W C R 7	W C R 6	W C R 5	WCR4	W C R 3	W C R 2	W C R 1	W C R O	Rising Edge

Write Wiper Counter Register (WCR)

20	D	evic Ider	e Ty ntifie	pe r		De Add	evice resse	es	Ir	nstru Opo	uctic code	on e	A	Reg ddre	iste esse	r es		(Se	Wip nt b	oer I y M	Posi aste	tion er or	n SI)			(Se	Wip nt b	oer F y Ma	Posit aste	tion r on	SI)		<u>cs</u>
Falling Edge	0	1	0	1	0	A1	A0	$R/\overline{W} = 0$	1	0	1	0	0	0	0	0	x	х	x	x	x	x	W C R 9	W C R 8	W C R 7	W C R 6	WCR5	W C R 4	W C R 3	W C R 2	W C R 1	W C R O	Rising Edge

Read Data Register (DR)

CS	I	De Ty der	vice /pe ntifie	e er		D Ado	evice dress	es	Ir	nstru Opc	uctio code	n	А	Regis ddre	ster sses	6		(Se	Wip nt by	oer I y X9	Posi 111	tion on	SO)			(se	Wip nt by	oer F / X9	Posit 111	tion on S	SO)		CS
Falling Edge	0	1	0	1	0	A1	A0	$R/\overline{W} = 1$	1	0	1	0	RB	RA	0	0	x	х	х	x	x	x	W C R 9	W C R 8	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1	W C R O	Rising Edge

Write Data Register (DR)

CS Falling	D	evic Ider	e Ty ntifie	pe r	,	De Addr	vice esse	s o	Ir	nstru Opc	uctic	on e	A	Regi ddre	ster sse	s		Wip (Sei	er F nt by	Posit y Ma	tion aste	or E er or	Data n SI) w	W	W/	Wip (Se	er F nt by	Posit y Ma	ion aste w	or D r on	Data SI)	w	CS Rising	
Edge	0	1	0	1	0	A1	A0	$R/\overline{W} =$	1	1	0	0	R B	R A	0	0	х	х	х	х	x	х	C R 9	C R 8	C R 7	C R 6	C R 5	C R 4	С R З	C R 2	C R 1	C R 0	Edge	

Transfer Data Register (DR) to Wiper Counter Register (WCR)

$\overline{\rm CS}$	D	evice Iden	e Typ ntifier	be		D Ade	evice dress	es	I	nstru Opo	uctio code	n	A	Regi: \ddre	ster sses	6	
Falling Edge	0	1	0	1	0	A1	A0	R/ <u>W</u> = 1	1	1	0	0	RB	RA	0	0	Rising Edge

Transfer Wiper Counter Register (WCR) to Data Register (DR)

	D	evic Ider	e Ty tifie	pe r		De Addr	vice esse	s	Ir	nstru Opo	uctio code	'n	Regis	ster Ad	dres	ses		
CS Falling Edge	0	1	0	1	0	A1	A0	$R/\overline{W} = 0$	1	1	1	0	RB	RA	0	0	Rising Edge	WRITE CYCLE

Read Status Register (SR)

	D	evic Ider	e Ty ntifie	pe r		De Addı	evice esse	es	lı	nstru Opc	uctic code	n	A	Reg ddr	iste esse	r es		(Se	St nt b	atu: y Sl	s Da ave	ita on \$	SO)			(S	S ent l	Statu by S	ıs D Slave	ata e on	SO)	
CS Falling Edge	0	1	0	1	0	A1	A0	$R/\overline{W} = 1$	0	1	0	0	0	0	0	1	x	x	х	х	x	х	х	x	0	0	0	0	0	0	0	WI P	Rising Edge

NOTES:

1. "A0 and A1": stand for the device address sent by the master.

2. WCRx refers to wiper position data in the Wiper Counter Register

3. "X": Don't Care.

Absolute Maximum Ratings

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SCK any address input	
with respect to V _{SS}	1V to +7V
$\Delta V = (VH-VL) $	
Lead temperature (soldering, 10 seconds)	
I_W (10 seconds)	±6mA

Recommended Operating Conditions

Temperature Range	
Commercial	0°C to +70°C
Industrial	40°C to +85°C
Supply Voltage (V _{CC}) Limits	
X9111	5V±10%
X9111-2.7	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Analog Characteristics	Over recommended industrial	operation conditions unless otherwise stated.
------------------------	-----------------------------	---

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
R _{TOTAL}	End to End Resistance			100		kΩ
	End to End Resistance Tolerance				±20	%
	Power Rating	25°C, each pot			50	mW
Ι _W	Wiper Current				±3	mA
R _W	Wiper Resistance	Wiper Current = \pm 50µA, V _{CC} = 5V		40	110	Ω
		Wiper Current = $\pm 50\mu$ A, V _{CC} = 3V	•	150	300	Ω
V _{TERM}	Voltage on any R_H or R_L Pin	V _{SS} = 0V	V _{SS}		5	V
	Noise	Ref: 1V		-120		dBV
	Resolution			1.6		%
	Absolute Linearity (Note 1)	$R_{w(n)(actual)} - R_{w(n)(expected)}$, where $n = 8$ to 1006			±1	MI (Note 3)
		R _{w(n)(actual)} -R _{w(n)(expected)} (Note 6)		±1.5	±2.0	MI (Note 3)
	Relative Linearity (Note 2)	$R_{w(m + 1)} - [R_{w(m)} + MI]$, where m = 8 to 1006			±0.5	MI (Note 3)
		R _{w(m + 1)} -[R _{w(m)} + MI] (Note 6)		±0.5	±1.0	MI (Note 3)
	Temperature Coefficient of R _{TOTAL}			±300		ppm/°C
	Ratiometric Temp. Coefficient				20	ppm/°C
C _H /C _L /C _W	Potentiometer Capacitancies	See Macro model		10/10/25		pF

NOTES:

1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

2. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

3. MI = RTOT/1023 or $(R_H - R_L)/1023$, single pot

4. n = 0, 1, 2, ...,1023; m =0, 1, 2, ..., 1022.

5. ESD Rating on RH, RL, RW pins is 1.5kV (HBM, 1.0µA leakage maximum), ESD rating on all other pins is 2.0kV.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
I _{CC1}	V _{CC} supply current (active)	f_{SCK} = 2.5 MHz, SO = Open, V _{CC} = 5.5V Other Inputs = V _{SS}			400	μA
I _{CC2}	V _{CC} supply current (nonvolatile write)	f_{SCK} = 2.5MHz, SO = Open, V _{CC} = 5.5V Other Inputs = V _{SS}		1	5	mA
I _{SB}	V _{CC} current (standby)	$\frac{\text{SCK} = \text{SI} = \text{V}_{\text{SS}}, \text{Addr.} = \text{V}_{\text{SS}},}{\text{CS} = \text{V}_{\text{CC}} = 5.5\text{V}}$			3	μA
ILI	Input leakage current	$V_{IN} = V_{SS}$ to V_{CC}			10	μA
ILO	Output leakage current	$V_{OUT} = V_{SS}$ to V_{CC}			10	μA
VIH	Input HIGH voltage		V _{CC} x 0.7		V _{CC} + 1	V
VIL	Input LOW voltage		-1		V _{CC} x 0.3	V
V _{OL}	Output LOW voltage	I _{OL} = 3mA			0.4	V
V _{OL}	Output LOW voltage	I_{OH} = -1mA, $V_{CC} \ge +3V$	V _{CC} - 0.8			V
V _{OL}	Output LOW voltage	I_{OH} = -0.4mA, $V_{CC} \le +3V$	V _{CC} - 0.4			V

D.C. Operating Characteristics Over the recommended operating conditions unless otherwise specified.

Endurance And Data Retention

PARAMETER	MIN	UNITS
Minimum Endurance	100,000	Data changes per bit per register
Data Retention	100	years

Capacitance

SYMBOL	TEST	TEST CONDITIONS	MAX	UNITS
C _{IN/OUT} (Note 6)	Input/Output capacitance (SI)	V _{OUT} = 0V	8	pF
C _{OUT} (Note 6)	Output capacitance (SO)	V _{OUT} = 0V	8	pF
C _{IN} (Note 6)	Input capacitance (A0, CS, WP, HOLD, and SCK)	V _{IN} = 0V	6	pF

Power-Up Timing

SYMBOL	PARAMETER	MIN	MAX	UNITS
t _r V _{CC} (Note 6)	V _{CC} power-up rate	0.2	50	V/ms
t _{PUR} (Note 7)	Power-up to initiation of read operation		1	ms
t _{PUW} (Note 7)	Power-up to initiation of write operation		50	ms

NOTES:

6. This parameter is not 100% tested.

7. t_{PUR} and t_{PUW} are the delays required from the time the (last) power supply (V_{CC}-) is stable until the specific instruction can be issued. These parameters are not 100% tested.

A.C. Test Conditions

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

Equivalent A.C. Load Circuit



AC Timing

SYMBOL	PARAMETER	MIN	MAX	UNITS
^f scк	SSI/SPI clock frequency		2.0	MHz
tCYC	SSI/SPI clock cycle time	400		ns
t _{WH}	SSI/SPI clock high time	150		ns
t _{WL}	SSI/SPI clock low time	150		ns
t _{LEAD}	Lead time	150		ns
t _{LAG}	Lag time	150		ns
t _{SU}	SI, SCK, HOLD and CS input setup time	50		ns
t _H	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input hold time	50		ns
t _{RI}	SI, SCK, HOLD and CS input rise time		50	ns
t _{FI}	SI, SCK, HOLD and CS input fall time		50	ns
t _{DIS}	SO output disable time	0	500	ns
t _V	SO output valid time		100	ns
t _{HO}	SO output hold time	0		ns
t _{RO}	SO output rise time		50	ns
t _{FO}	SO output fall time		50	ns
t _{HOLD}	HOLD time	400		ns
t _{HSU}	HOLD setup time	50		ns
t _{HH}	HOLD hold time	50		ns
t _{HZ}	HOLD low to output in high Z		100	ns
t _{LZ}	HOLD high to output in low Z		100	ns
TI	Noise suppression time constant at SI, SCK, HOLD and CS inputs		20	ns
tcs	CS deselect time	100		ns
tWPASU	WP, A0, A1 setup time	0		ns
t _{WPAH}	WP, A0, A1 hold time	0		ns

High-voltage Write Cycle Timing

SYMBOL	PARAMETER	TYP	MAX	UNITS
t _{WR}	High-voltage write cycle time (store instructions)	5	10	ms

XDCP Timing

SYMBOL	PARAMETER		MAX	UNITS
^t WRPO	Wiper response time after the third (last) power supply is stable	5	10	μs
twRL	Wiper response time after instruction issued (all load instructions)	5	10	μs

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

Timing Diagrams

Input Timing



Output Timing



Hold Timing





Write Protect and Device Address Pins Timing



Applications information

Basic Configurations of Electronic Potentiometers



Three terminal Potentiometer; Variable voltage divider



Two terminal Variable Resistor; Variable current

Application Circuits

Noninverting Amplifier



Voltage Regulator



Offset Voltage Adjustment



Comparator with Hysterisis



Application Circuits (Continued)















$$\begin{split} Z_{\text{IN}} = R_2 + s \ R_2 \ (R_1 + R_3) \ C_1 = R_2 + s \ \text{Leq} \\ (R_1 + R_3) >> R_2 \end{split}$$

Function Generator



 $\begin{array}{l} \mbox{frequency} \propto R_1,\,R_2,\,C \\ \mbox{amplitude} \propto R_A,\,R_B \end{array}$

Packaging Information



14-Lead Plastic, TSSOP, Package Code V14

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Ordering Information



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

