DALLAS SEMICONDUCTOR	64K No	D Donvolatil)S1225 le SRA
	A12 1 -	E 44	
FEATURES	PIN ASSIGNMENT		
• 10 years minimum data retention in the absence of	NC 1	28	VCC
external power	A12 2	27	WE
Data is automatically protected during power loss	A7 🔲 3	26	NC
Directly replaces 8K x 8 volatile static RAM or EE- PROM	A6 🔲 4	25	A8
Unlimited write cycles	A5 📕 5	24	A9
	A4 🔲 6	23	A9 A11
Low-power CMOS	A3 7	22	OE
JEDEC standard 28–pin DIP package	A2 8	21	A10
 Read and write access times as fast as 150 ns 	A1 9	20	CE
 Full ±10% operating range 	A0 10	19 📕 18 🗖	DQ7 DQ6
• Optional industrial temperature range of -40°C to	DQ1 12	17	DQ5
+85°C, designated IND	DQ2 13	16	DQ4
	GND 14	15	DQ3
		SULATED PACKA	AGE
	DQ0-DQ7-DataCE-ChipWE-WriteOE-OutputV _{CC} -PoweGND-Grout	ess Inputs In/Data Out Enable Enable ut Enable or (+5V) nd ponnect	AGE DIS

The DS1225Y 64K Nonvolatile SRAM is a 65,536–bit, fully static, nonvolatile RAM organized as 8192 words by 8 bits. Each NV SRAM has a self–contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out–of–tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAM can be used in place of existing 8K x 8 SRAMs directly conforming to the popular bytewide 28–pin DIP standard. The DS1225Y also matches the pinout of the 2764 EPROM or the 2864 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.



READ MODE

The DS1225Y executes a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 13 address inputs (A₀–A₁₂) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} access times are also satisfied. If \overline{CE} and \overline{OE} access times are not satisfied, then data access must be measured from the later occurring signal and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1225Y executes a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The latter occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1225Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects at 4.25 nominal. Data is maintained in the absence of V_{CC} without any additional support circuitry. The DS1225Y constantly monitors V_{CC}. Should the supply voltage decay, the NV SRAM automatically write protects itself, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power–up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy sources the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.5 volts.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C; -40°C to +85°C for IND parts -40°C to +70°C; -40°C to +85°C for IND parts 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

RECOMMENDED DC OPERAT		(t _A : S	ee Note 10)			
PARAMETER	SYM	MIN	ТҮР	MAX	UNITS	NOTES
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Input Logic 1	VIH	2.2		V _{CC}	V	
Input Logic 0	V _{IL}	0.0		+0.8	V	


DC ELECTRICAL CHARACTERISTICS

(t_A: See Note 10; $V_{CC} = 5V \pm 10\%$)


	-A	, 00				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	IIL.	-1.0		+1.0	μΑ	
$\frac{I/O}{CE} \ge V_{IH} \le V_{CC}$	I _{IO}	-1.0		+1.0	μΑ	
Output Current @ 2.4V	I _{ОН}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current $\overline{CE} = 2.2V$	I _{CCS1}		5	10	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	I _{CCS2}		3	5	mA	
Operating Current t _{CYC} =200 ns (Commercial)	I _{CCO1}			75	mA	
Operating Current t _{CYC} =200 ns (Industrial)	I _{CCO1}			85	mA	
Write Protection Voltage	V _{TP}		4.25		V	10

AC ELECTRICAL CHARACTERISTICS (t_A: See Note 10; V_{CC} =5.0V ± 10%) DS1225Y-150 DS1225Y-170 DS1225Y-200 PARAMETER SYMBOL MIN MAX MIN MAX MIN MAX UNITS NOTES 150 Read Cycle Time 170 200 ns t_{RC} Access Time 150 170 200 ns tACC OE to Output Valid 70 80 100 t_{OE} ns CE to Output Valid 150 170 200 ns t_{CO} OE or CE to 5 5 5 5 ns t_{COE} **Output Active** Output High Z from De-35 35 35 5 ns t_{OD} selection Output Hold from Ad-dress Change 5 5 5 ns tон Write Cycle Time 150 170 200 t_{WC} ns Write Pulse Width 100 120 150 3 ns t_{WP} Address Setup Time 0 0 0 ns t_{AW} Write Recovery Time t_{WR1} 0 0 0 ns 12 10 10 10 13 t_{WR2} ns Output High Z from WE 35 35 35 5 ns todw Output Active from WE 5 5 5 5 tOEW ns Data Setup Time 60 70 80 4 ns t_{DS} Data Hold Time 0 0 0 12 t_{DH1} ns 10 10 10 ns 13 t_{DH2}

CAPACITANCE (t _A = 25°							
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES	
Input Capacitance	C _{IN}			10	pF		
Input/Output Capacitance	C _{I/O}			10	pF		








SEE NOTE 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

PARAMETER	SYM	MIN	MAX	UNITS	NOTES
CE at V _{IH} before Power–Down	t _{PD}	0		μs	11
V_{CC} Slew from V_{TP} to 0V	t _F	100		μs	
V_{CC} Slew from 0V to V_{TP}	t _R	0		μs	
CE at V _{IH} after Power–Up	t _{REC}		2	ms	

 $(t_{A} = 25^{\circ}C)$

					(A - L0 0
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10		years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. $\overline{\text{WE}}$ is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during a write cycle, the output buffers remain in a high impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the CE low transition occurs simultaneously with or later than the WE low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- 7. If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in a high impedance state during this period.

- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- Each DS1225Y is marked with a 4-digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The expected t_{DR} is defined as starting at the date of manufacture.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .

12. t_{WR1} , t_{DH1} are measured from \overline{WE} going high.

13. t_{WR2} , t_{DH2} are measured from \overline{CE} going high.


14. DS1225Y modules are recognized by Underwriters Laboratory (U.L.®) under file E99151 (R).

DC TEST CONDITIONS


Outputs open. All voltages are referenced to ground. AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate Input Pulse Levels: 0–3.0V Timing Measurement Reference Levels Input:1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns

ORDERING INFORMATION




DS1225Y NONVOLATILE SRAM, 28-PIN 720 MIL EXTENDED MODULE



к

PKG	28–PIN				
DIM	MIN	MAX			
A IN.	1.520	1.540			
MM	38.61	39.12			
B IN.	0.695	0.720			
MM	17.65	18.29			
C IN.	0.395	0.415			
MM	10.03	10.54			
D IN.	0.100	0.130			
MM	2.54	3.30			
E IN.	0.017	0.030			
MM	0.43	0.76			
F IN.	0.120	0.160			
MM	3.05	4.06			
G IN.	0.090	0.110			
MM	2.29	2.79			
H IN.	0.590	0.630			
MM	14.99	16.00			
J IN.	0.008	0.012			
MM	0.20	0.30			
K IN.	0.015	0.021			
MM	0.38	0.53			



D