

LP3952 6-Channel Color LED Driver with Audio Synchronization

General Description

f.dzsc.com


LP3952 is a color LED driver for battery powered handheld devices. It drives any color LEDs including RGB LEDs, indicator LEDs and keypad backlight LEDs. The boost DC-DC converter drives high current loads with high efficiency. The stand-alone command based RGB controller is feature rich and easy to configure. Different lighting patterns and blinking sequences can be programmed to driver registers. Built-in audio synchronization feature allows user to synchronize the color LEDs to audio signal. LED lighting can be controlled either by audio signal amplitude or frequency. There are many controls available for audio synchronization to get desired lighting effect, including gain, speed, and different filter settings. The flexible I²C interface allows easy control of LP3952. LED outputs can be also controlled with external PWM signal. Small micro SMDxt package together with minimum number of external components is a best fit for handheld devices.

Features

- Constant current and PWM controlled color LED drivers
- Maximum current 40mA / output in constant current mode, supports also switch mode control with 50 mA maximum current / output
- Complete audio synchronization for color/RGB LEDs with amplitude, frequency and speed optimization
- Command based lighting pattern generator for RGB LEDs
- Programmable ON/OFF blinking sequences for RGB1 outputs
- High efficiency Boost DC-DC converter with programmable V_{OUT}and f_{SW}
- I²C compatible interface
- Possibility for external PWM dimming control
- Small package 36-bump micro SMDxt, 3.0 x 3.0 x 0.65 mm

Applications


- Cellular Phones
- PDAs, MP3 players




Julv 2007

Connection Diagrams and Package Mark Information 查询"LP3952"供应商 CONNECTION DIAGRAMS

36-bump Micro SMDxt Package, 3.0 x 3.0 x 0.65 mm, 0.5 mm pitch NS Package Number RLA36AAA





Ordering Information

Order Number	Package Marking	Supplied As	Spec/Flow	
LP3952RL	D62B	TNR 250	NoPb	
LP3952RLX	D62B	TNR 1000	NoPb	

Pin #	escriptions 词"LP3952"供 Name	Туре	Description
6F	SW	Output	Boost Converter Power Switch
6E	FB	Input	Boost Converter Feedback
6D	GND	Ground	Ground
6C	R1	Output	Red LED 1 Output
6B	G1	Output	Green LED 1 Output
6A	B1	Output	Blue LED 1 Output
5F	GND_SW	Ground	Power Switch Ground
5E	GND	Ground	Ground
5D	V _{DDIO}	Power	Supply Voltage for Logic Input/Output Buffers and Drivers
5C	SDA	Logic Input/Output	Serial Data In/Out (I ² C)
5B	IRGB	Input	Bias Current Set Resistor for RGB Drivers
5A	GND_RGB	Ground	Ground for RGB Currents
4F	GND	Ground	Ground
4E	GND	Ground	Ground
4D	PWM	Logic Input	External PWM Control for LEDs. Connect to GND if not used.
4C	ADDR_SEL	Logic Input	Address Select (I ² C)
4B	NRST	Logic Input	Reset Pin
4A	R2	Output	Red LED 2 Output
3F	GND	Ground	Ground
3E	GND	Ground	Ground
3D	V _{DD1}	Power	Supply Voltage
3C	GND	Ground	Ground
3B	SCL	Logic Input	Clock (I ² C)
3A	G2	Output	Green LED 2 Output
2F	GND	Ground	Ground
2E	GND	Ground	Ground
2D	ASE	Input	Audio Synchronization Input
2C	IRT	Input	Oscillator Frequency Resistor
2B	GNDT	Ground	Ground
2A	B2	Output	Blue LED 2 Output
1F	GND	Ground	Ground
1E	GND	Ground	Ground
1D	GNDA	Ground	Ground for Analog Circuitry
1C	VREF	Output	Reference Voltage
1B	V _{DDA}	Power	Internal LDO Output
1A	V _{DD2}	Power	Supply Voltage

Absolute Maximum Ratings (Notes 1, 2) If ## P3952 ## Notes In Multiary Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V (SW, FB, R1-2, G1-2, B1-2) (Notes 3, 4)	-0.3V to +7.2V
V _{DD1} , V _{DD2} , V _{DDIO} , V _{DDA}	-0.3V to +6.0V
Voltage on ASE, IRT, IRGB, VREF	-0.3V to V _{DD1} +0.3V with 6.0V max
Voltage on Logic Pins	-0.3V to V _{DDIO} +0.3V with 6.0V max
V(all other pins): Voltage to GND	-0.3V to 6.0V
I (V _{REF})	10 µA
I(R1, G1, B1, R2, G2, B2)	100 mA
Continuous Power Dissipation (Note 5)	Internally Limited
Junction Temperature (T _{J-MAX})	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering) (Note 6) ESD Rating (Note 7)	260°C
Human Body Model:	2 kV

Operating Ratings (Notes 1, 2)

	, ,
V (SW, FB, R1-2, G1-2, B1-2)	0 to 6.0V
$V_{DD1,2}$ with external LDO	2.7 to 5.5V
V _{DD1,2} with internal LDO	3.0 to 5.5V
V _{DDA}	2.7 to 2.9V
V _{DDIO}	1.65V to V _{DD1}
Voltage on ASE	0.1V to V_{DDA} –0.1V
Recommended Load Current	0 to 300 mA
Junction Temperature (T _J) Range	-30°C to +125°C
Ambient Temperature (T _A) Range (Note 8)	-30°C to +85°C

Thermal Properties

Junction-to-Ambient Thermal Resistance(θ_{JA}), RLA36AAA Package (Note 9)

60°C/W

Electical Characteristics (Notes 2, 10)

Limits in standard typeface are for $T_J = 25^{\circ}$ C. Limits in **boldface** type apply over the operating ambient temperature range (-30°C < $T_A < +85^{\circ}$ C). Unless otherwise noted, specifications apply to the LP3952 Block Diagram with: $V_{DD1} = V_{DD2} = 3.6$ V, $V_{DDIO} = 2.8$ V, $C_{VDDD} = C_{VDDIO} = 100$ nF, $C_{OUT} = C_{IN} = 10$ µF, $C_{VDDA} = 1$ µF, $C_{REF} = 100$ nF, $L_1 = 4.7$ µH, $R_{RGB} = 5.6$ k Ω and $R_{RT} = 82$ k Ω (Note 11)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{VDD}	Standby supply current	NSTBY (bit) = L, NRST (pin) = H		1	8	μA
	$(V_{DD1} + V_{DD2})$	SCL=H, SDA = H				-
	No-boost supply current	NSTBY (bit) = H,			450	μA
	$(V_{DD1} + V_{DD2})$	EN_BOOST(bit) = L				
		SCL = H, SDA = H				
		Audio sync and LEDs OFF				
	No-load supply current	NSTBY (bit) = H,			1	mA
	$(V_{DD1} + V_{DD2})$	EN_BOOST (bit) = H				
		SCL = H, SDA = H				
		Audio sync and LEDs OFF				
		Autoload OFF	_			
	RGB drivers	CC mode at R1, G1, B1 and R2, G2, B2 set to 15 mA		150		μA
	$(V_{DD1} + V_{DD2})$	SW mode		150		
I_{VDD}	Audio synchronization	Audio sync ON				
	$(V_{DD1} + V_{DD2})$	$V_{DD1,2} = 2.8V$		390		μA
		$V_{DD1,2} = 3.6V$		700		
I _{VDDIO}	V _{DDIO} Standby Supply	NSTBY (bit)=L			1	μA
	current	SCL = H, SDA = H				-
IEXT LDO	External LDO output	7V tolerant application only			6.5	mA
0	current	I _{BOOST} = 300 mA				
	$(V_{DD1}, V_{DD2}, V_{DDA})$					
V _{DDA}	Output voltage of internal	(Note 12)	2.72	2.80	2.88	V
	LDO for analog parts		-3		+3	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pins.

Note 3: Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.

Note 4: Voltage tolerance of LP3952 above 6.0V relies on fact that V_{DD1} and V_{DD2} (2.8V) are available (ON) at all conditions. If V_{DD1} and V_{DD2} are not available (ON) at all conditions, National Semiconductor does not guarantee any parameters or reliability for this device.

Note 5: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J=160^{\circ}C$ (typ.) and disengages at $T_J=140^{\circ}C$ (typ.).

Note 6: For detailed soldering specifications and information, please refer to National Semiconductor Application Note AN1412 : Micro SMDxt Wafer Level Chip Scale Package

Note 7: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 8: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = 125^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.


Note 9: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 10: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm. Note 11: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Note 12: V_{DDA} output is not recommended for external use.



Block Diagram 查询"LP3952"供应商



Modes of Operation 查询"LP3952"供应商


RESET: In the RESET mode all the internal registers are reset to the default values and the chip goes to STANDBY mode after reset. NSTBY control bit is low after reset by default. Reset is active always if NRST input pin is low or internal Power On Reset is active. LP3952 can be also reset by writing any data to Reset Register in address 60H. Power On Reset (POR) will activate during the chip startup or when the supply voltage V_{DD2} falls below 1.5V. Once V_{DD2} rises above 1.5V, POR will inactivate and the chip will continue to the STANDBY mode.

STANDBY: The STANDBY mode is entered if the register bit NSTBY is LOW. This is the low power consumption mode, when all circuit functions are disabled. Registers can be written in this mode and the control bits are effective immediately after power up.

STARTUP: When NSTBY bit is written high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (Vref, Bias, Oscillator etc..). To ensure the correct oscillator initialization, a 10 ms delay is generated by the internal state-machine. If the chip temperature rises too high, the Thermal Shutdown (TSD) disables the chip operation and STARTUP mode is entered until no thermal shutdown event is present.

BOOST STARTUP: Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is raised in PFM mode during the 10 ms delay generated by the state-machine. The Boost startup is entered from Internal Startup Sequence if EN_BOOST is HIGH or from Normal mode when EN_BOOST is written HIGH. During the 10 ms Boost Startup time all LED outputs are switched off to ensure smooth start-up.

NORMAL: During NORMAL mode the user controls the chip using the Control Registers. The registers can be written in any sequence and any number of bits can be altered in a register in one write



Magnetic Boost DC/DC Converter


The LP3952 Boost BCDC Converter generates a 4.0 – 5.3V voltage for the LEDs from single Li-lon battery (3V...4.5V). The output voltage is controlled with an 8-bit register in 9 steps. The converter is a magnetic switching PWM mode DC/DC converter with a current limit. The converter has three options for switching frequency, 1 MHz, 1.67 MHz and 2 MHz (default), when timing resistor RT is 82 kΩ. Timing resistor defines the internal oscillator frequency and thus directly affects boost frequency and all circuit's internally generated timing (RGB patterns).

The LP3952 Boost Converter uses pulse-skipping elimination to stabilize the noise spectrum. Even with light load or no load a minimum length current pulse is fed to the inductor. An active load is used to remove the excess charge from the output capacitor at very light loads. At very light load and when input and output voltages are very close to each other, the pulse skipping is not completely eliminated. Output voltage should be at least 0.5V higher than input voltage to avoid pulse skipping. Reducing the switching frequency will also reduce the required voltage difference.

Active load can be disabled with the en_autoload bit. Disabling will increase the efficiency at light loads, but the downside is that pulse skipping will occur. The Boost Converter should be stopped when there is no load to minimise the current consumption. The topology of the magnetic boost converter is called CPM control, current programmed mode, where the inductor current is measured and controlled with the feedback. The user can program the output voltage of the boost converter. The output voltage control changes the resistor divider in the feedback loop.

The following figure shows the boost topology with the protection circuitry. Four different protection schemes are implemented:

- 1. Over voltage protection, limits the maximum output voltage
 - Keeps the output below breakdown voltage.
 - Prevents boost operation if battery voltage is much higher than desired output.
- 2. Over current protection, limits the maximum inductor current
 - Voltage over switching NMOS is monitored; too high voltages turn the switch off.
- 3. Feedback break protection. Prevents uncontrolled operation if FB pin gets disconnected.
- 4. Duty cycle limiting, done with digital control.



Boost Converter Topology

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{LOAD}	Load Current	$3.0V \le V_{IN}$ $V_{OUT} = 5V$	0		300	
		$3.0V \le V_{IN}$ $V_{OUT} = 4V$	0		400	mA
V _{OUT}	Output Voltage Accuracy (FB Pin)	$3.0V \le V_{IN} \le V_{OUT} - 0.5$ $V_{OUT} = 5.0V$	-5		+5	%
	Output Voltage (FB Pin)	1 mA \leq I _{LOAD} \leq 300 mA V _{IN} > 5V + V _(SCHOTTKY)		V _{IN} -V _(SCHOTTKY)		v
RDS _{ON}	Switch ON Resistance	V _{DD1,2} = 2.8V, I _{SW} = 0.5A		0.4	0.8	Ω
f _{boost}	PWM Mode Switching Frequency	RT = 82 kΩ freq_sel[2:0] = 1XX		2		MHz
	Frequency Accuracy	2.7 ≤ VDDA ≤ 2.9 RT = 82 kΩ	-6 -9	±3	+6 +9	%
t _{PULSE}	Switch Pulse Minimum Width	no load		25		ns
t _{STARTUP}	Startup Time	Boost startup from STANDBY		10		ms
I _{SW_MAX}	SW Pin Current Limit		700 550	800	900 950	mA

BOOST STANDBY MODE


User can stop the Boost Converter operation by writing the Enables register bit EN_BOOST low. When EN_BOOST is written high, the converter starts for 10 ms in PFM mode and then goes to PWM mode.

BOOST OUTPUT VOLTAGE CONTROL

User can control the boost output voltage by boost output 8bit register.

Boost Ou Regist	tput [7:0] er 0DH	Boost Output Voltage (typical)
Bin	Hex	
0000 0000	00	4.00
0000 0001	01	4.25
0000 0011	03	4.40
0000 0111	07	4.55
0000 1111	0F	4.70
0001 1111	1F	4.85
0011 1111	3F	5.00 Default
0111 1111	7F	5.15
1111 1111	FF	5.30

Boost Output Voltage Control




BOOST FREQUENCY CONTROL

freq_sel[2:0]	frequency
1XX	2.00 MHz
01X	1.67 MHz
001	1.00 MHz


Register 'boost freq' (address 0EH). Register default value after reset is 07H.

Boost Converter Typical Performance Characteristics 查询"L<u>83853"供应商</u>if not otherwise stated












30023812









30023811






Boost Startup with No Load



www.national.com



Functionality of Color LED Outputs (R1, G1, B1; R2, G2, B2)

3 outputs and the sets can be controlled in 4 different ways:

- 1. Command based pattern generator control (internal PWM)
- 2. Audio synchronization control
- 3. Programmable ON/OFF blinking sequences for RGB1
- 4. External PWM control

By using **command based pattern generator** user can program any kind of color effect patterns. LED intensity, blinking cycles and slopes are independently controlled with 8 16-bit commands. Also real time commands are possible as well as loops and step by step control. If analog audio is available on system, the user can use **audio synchronization** for synchronizing LED blinking to the music. The different modes together with the various sub modes generate very colorful and interesting lighting effects. **Direct ON/OFF** control is mainly for switching on and off LEDs. **External PWM control** is for applications where external PWM signal is available and required to control the color LEDs. PWM signal can be connected to any color LED separately as shown later.

COLOR LED CONTROL MODE SELECTION

The RGB_SEL[1:0] bits in the Enables register (08H) control the output modes for RGB1 (R1, G1, B1) and RGB2 (R2, G2, B2) outputs as seen in the following table.

RGB_SEL [1:0]	Audio sync	Pattern generator	Blinking control
00	-	RGB1 & RGB2	-
01	-	RGB2	RGB1
10	RGB2	RGB1	-
11	RGB1 & RGB2	-	-

RGB Control register (00H) has control bits for direct on/off control of all color LEDs. Note that the LEDs have to be turned on in order to control them with audio synchronization or pattern generator.

The external PWM signal can control any LED depending on the control register setup. External PWM signal is connected to PWM pin. The controls are in the Ext. PWM Control register (address 07H):

Ext. PWM Control (07H)			
r1_pwm	bit 5	PWM controls R1 output	
g1_pwm	bit 4	PWM controls G1 output	
b1_pwm	bit 3	PWM controls B1 output	
r2_pwm	bit 2	PWM controls R2 output	
g2_pwm	bit 1	PWM controls G2 output	
b2_pwm	bit 0	PWM controls B2 output	

Note: Maximum external PWM frequency is 1kHz. If during the external PWM control the internal PWM is on, the result will be product of both functions.

CURRENT CONTROL OF COLOR LED OUTPUTS (R1, R2, G1, G2, B1, B2)

Both RGB output sets can be separately controlled as constant current sinks or as switches. This is done using cc_rgb1/2 bits in the RGB control register. In constant current mode one or both RGB output sets are controlled with constant current sinks (no external ballast resistors required). The maximum output current for both drivers is set by one external resistor R_{RGB} . User can decrease the maximum current for an individual LED driver by programming as shown later.

The maximum current for all RGB drivers is set with ${\rm R}_{\rm RGB}.$ The equation for calculating the maximum current is

$$I_{MAX} = 100 \times 1.23 V / (R_{RGB} + 50 \Omega)$$

where

 ${\rm I}_{\rm MAX}$ - maximum RGB current in any RGB output in constant current mode

1.23V - reference voltage

100 - internal current mirror multiplier

R_{RGB}- resistor value in Ohms

 50Ω - internal resistor in the I_{RGB} input

For example if 22mA is required for maximum RGB current $\mathrm{R}_{\mathrm{RGB}}$ equals to

R_{RGB}=100×1.23V / I_{MAX}-50Ω=123V / 0.022A-50Ω**=5.54kΩ**

Each individual RGB output has a separate maximum current programming. The control bits are in registers **RGB1 max** current and **RGB2 max current** (12H and 13H) and programming is shown in table below. The default value after reset is 00b.

IR1[1:0], IG1[1:0], IB1[1:0], IR2[1:0], IG2[1:0], IB2[1:0]	Maximum current/output
00	$0.25 imes I_{MAX}$
01	$0.50 imes I_{MAX}$
10	$0.75 imes I_{MAX}$
11	$1.00 imes I_{MAX}$

SWITCH MODE

The switch mode is used if there is a need to connect parallel LEDs to output or if the RGB output current needs to be increased.


Please note that the switch mode **requires an external ballast resistors** at each output to limit the LED current.

The switch/current mode and on/off controls for RGB are in the RGB_ctrl register (00H).


查询"L<u>P3952"供应商</u>

RGB_ctrl register (00H)

13332						
CC RGB1	bit7	1	R1, G1 and B1 are switches \rightarrow limit current with ballast resistor			
	DIL7	0	R1, G1 and B1 are constant current sinks, current limited internally			
CC RGB2	bit6	1	R2, G2 and B2 are switches \rightarrow limit current with ballast resistor			
	DILO	0	R2, G2 and B2 are constant current sinks, current limited internally			
r1sw	bit5	1	R1 is on			
TISW	DILD	0	R1 is off			
g1sw	bit4	1	G1 is on			
gisw	0114	0	G1 is off			
b1sw	bit3	1	B1 is on			
DISW		0	B1 is off			
r2sw	bit2	1	R2 is on			
12500	UILZ	0	R2 is off			
g2sw	bit1	1	G2 is on			
925W		0	G2 is off			
b2sw	bit0	1	B2 is on			
523W	DILU	0	B2 is off			



RGB1 output as switch (SW)




RGB1 output as a constant current sink (CC)

30023818

Command Based Pattern Generator for Color LEDs 间"LP3952"供应商

The LP3952 has an unique stand-alone command based pattern generator with 8 user controllable 16-bit commands. Since registers are 8-bit long one command requires 2 write cycles. Each command has intensity level for each LED, command execution time (CET) and transition time (TT) as seen in the following figures.




COMMAND REGISTER WITH 8 COMMANDS

COMMAND 1	ADDRESS 50H	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 51H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 2	ADDRESS 52H	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 53H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 3	ADDRESS 54H	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 55H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 4	ADDRESS 56H	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 57H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 5	ADDRESS 58H	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 59H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 6	ADDRESS 5AH	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 5BH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 7	ADDRESS 5CH	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 5DH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
COMMAND 8	ADDRESS 5EH	R2	R1	R0	G2	G1	G0	CET3	CET2
	ADDRESS 5FH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0

COLOR INTENSITY CONTROL

Each color has 3-bit intensity level. Level control is logarithmic, 2 curves are selectable. The LOG bit in register 11H defines the curve used as seen in the following table.

R[2:0], G[2:0],	CURRENT		
B[2:0]	[% × I _{MAX(COLOR)}]		
	LOG=0	LOG=1	
000	0	0	
001	7	1	
010	14	2	
011	21	4	
100	32	10	
101	46	21	
110	71	46	
111	100	100	



COMMAND EXECUTION TIME (CET) AND TRANSITION TIME (TT)

The command execution times are defined as follows, when $R_T=82k\Omega$:


CET [3:0]	CET duration, ms
0000	197
0001	393
0010	590
0011	786
0100	983
0101	1180
0110	1376
0111	1573
1000	1769
1001	1966
1010	2163
1011	2359
1100	2556
1101	2753

CET [3:0]	CET duration, ms
1110	2949
1111	3146


Transition time TT is duration of transition from the previous RGB value to programmed new value. Transition times are defined as follows:

TT [2:0]	Transition time, ms
000	0
001	55
010	110
011	221
100	442
101	885
110	1770
111	3539

The figure below shows an example of RGB CET and TT times.




The command execution time also may be less than the transition time - the figure below illuminates this case.




-P3952

LOOP CONTROL



SINGLE PROGRAM

If control bit LOOP=0 the program will start from Command 1 and run to either last command or to empty "0000 0000 / 0000 0000" command.



The LEDs maintain the brightness of the last command when the single program stops. Changes in command register will not be effective in this phase. The RGB_START bit has to be toggled off and on to make changes effective.

START BIT

Pattern_gen_ctrl register's RGB_START bit will enable command execution starting from Command 1.

Pattern gen ctrl register (11H)				
rgb start Bit 2		0 – Pattern generator disabled		
Typ_start	DIL Z	1 – execution pattern starting from command 1		
loop	Bit 1	0 – pattern generator loop disabled (single pattern)		
юор		1 – pattern generator loop enabled (execute until stopped)		
log Bit 0		0 – color intensity mode 0		
		1 – color intensity mode 1		

Audio Synchronization

The contract of the synchronization feature. Audio Sync has 2 modes. **Amplitude mode** synchronizes color LEDs based on input signal's peak amplitude. In the amplitude mode the user can select between 3 different amplitude mapping modes and 4 different speed configurations. The **frequency mode** synchronizes the color LEDs based on bass, middle and treble amplitudes (= low pass, band pass and high pass filters). User can select between 2 different frequency responses and 4 different speed configurations for best audio-visual user experience. Programmable gain and AGC function are also available for adjustment of input signal amplitude to light response. The Audio Sync functionality is described more closely below.

USING A DIGITAL PWM AUDIO SIGNAL AS AN AUDIO SYNCHRONIZATION SOURCE


If the input signal is a PWM signal, use a first or second order low pass filter to convert the digital PWM audio signal into an analog waveform. There are two parameters that need to be known to get the filter to work successfully: frequency of the PWM signal and the voltage level of the PWM signal. Suggested cut-off frequency (-3 dB) should be around 2 kHz to 4 kHz and the stop-band attenuation at sampling frequency should be around -48 dB or better. Use a resistor divider to reduce the digital signal amplitude to meet the specification of the analog audio input. Because a low-order low-pass filter attenuates the high-frequency components from audio signal, MODE_CTRL=01b selection is recommended when frequency synchronization mode is enabled. Application example 5 shows an example of a second order RC-filter for 29 kHz PWM signal with 3.3V amplitude. Active filters, such as a Sallen-Key filter, may also be applied. An active filter gives better stop-band attenuation and cut-off frequency can be higher than for a RC-filter.

To make sure that the filter rolls off sufficiently quickly, connect your filter circuit to the audio input(s), turn on the audio synchronization feature, set manual gain to maximum, apply the PWM signal to the filter input and keep an eye on LEDs. If they are blinking without an audio signal (modulation), a sharper roll-off after the cut-off frequency, more stop-band attenuation, or smaller amplitude of the PWM signal is required.

AUDIO SYNCHRONIZATION SIGNAL PATH

LP3952 audio synchronization is mainly done digitally and it consists of the following signal path blocks:

- Input Buffers
- AD Converter
- DC Remover
- Automatic Gain Control (AGC)
- Programmable Gain
- 3 Band Digital Filter
- Peak Detector
- Look-up Tables (LUT)
- Mode Selector
- Integrators
- PWM Generator
- Output Drivers




The digitized input signal has DC component that is removed by digital DC REMOVER (-3 dB @ 400 Hz). Since the light response of input audio signal is very much amplitude dependent the AGC adjusts the input signal to suitable range automatically. User can disable AGC and the gain can be set manually with PROGRAMMABLE GAIN. LP3952 has 2 audio synchronization modes: amplitude and frequency. For amplitude based synchronization the PEAK DETECTION method is used. For frequency based synchronization **3** BAND FILTER separates high pass, low pass and band bass signals. For both modes the predefined LUT is used to optimize the audio visual effect. MODE SELECTOR selects the synchronization mode. Different response times to music beat can be selected using INTEGRATOR speed variables. Finally PWM GENERATOR sets the driver FET duty cycles.

INPUT SIGNAL TYPE AND BUFFERING

LP3952 supports single ended audio input as shown in the figure below. The electric parameters of the buffer are de-

scribed in the Audio Synch table. The buffer is rail-to-rail input operational amplifier connected as a voltage follower. DC level of the input signal is set by a simple resistor divider



30023825

Symbol	Parameter	Conditions	Min	Typical	Мах	Units
Z _{IN}	Input Impedance of ASE		250	500		kΩ
A _{IN}	Audio Input Level Range	Gain = 21 dB	0.1			V
	(peak-to-peak)	Gain = 0 dB			V _{DDA} -0.1	
f _{3dB}	Crossover Frequencies (-3 dB)					
	Narrow Frequency Response	Low Pass		0.5		
		Band Pass		1.0 and 1.5		
		High Pass		2.0		kHz
	Wide Frequency Response	Low Pass		1.0		
		Band Pass		2.0 and 3.0		
		High Pass		4.0		

CONTROL OF ADC AND AUDIO SYNCHRONIZATION


The following table describes the controls required for audio synchronization.


Audio_sync_CTRL1 (2AH)					
	Input signal gain control. R	ange 021 dB, step 3 dB:			
Dito 7 5	[000] = 0 dB (default)	[011] = 9 dB	[110] = 18 dB		
DIIS 7-0	[001] = 3 dB	[100] = 12 dB	[111] = 21 dB		
	[010] = 6 dB	[101] = 15 dB			
	Synchronization mode sele	ctor.			
Bit 4	SYNCMODE = 0 → Amplitu	ude Mode (default)			
	SYNCMODE = 1 → Freque	ency Mode			
	Automatic Gain Control en	able			
Bit 3	1 = enabled				
	0 = disabled (Gain Select e	enabled) (default)			
		ble			
Bit 2	1 = Enabled				
2.12	Note : If AGC is enabled, AGC gain starts from current GAIN_SEL gain value.				
Bits 1-0	1				
	i — — — — — — — — — — — — — — — — — — —	= ()			
Bit 4		• •			
Dite 0.0					
BIts 3-2					
		se time to audio input.			
	· ·				
Rite 1-0					
DIIS I-U					
	Bit 3 Bit 2 Bits 1-0 Bit 4 Bits 3-2	Input signal gain control. RBits 7-5 $[000] = 0 dB (default)$ $[001] = 3 dB$ $[010] = 6 dB$ Bit 4Synchronization mode select SYNCMODE = 0 \rightarrow Amplitu SYNCMODE = 1 \rightarrow Freque Automatic Gain Control end 1 = enabled 0 = disabled (Gain Select et Audio synchronization enall 1 = Enabled Note : If AGC is enabled, A 0 = Disabled (default)Bit 2[00] = Single ended input s [01] = Not used 	Input signal gain control. Range 021 dB, step 3 dBBits 7-5 $[000] = 0 dB (default)$ $[011] = 9 dB$ $[001] = 3 dB$ $[100] = 12 dB$ $[010] = 6 dB$ $[101] = 15 dB$ Bit 4Synchronization mode selector.SYNCMODE = 0 → Amplitude Mode (default)SYNCMODE = 1 → Frequency ModeAutomatic Gain Control enable1 = enabled0 = disabled (Gain Select enabled) (default)Audio synchronization enable1 = Enabled0 = disabled (default)Bit 2Bit 3Bit 1-0Bit 40 - averaging disabled (not applicable in audio sync 1 - averaging enabled (not applicable in audio sync 1 - a		

MODE CONTROL IN FREQUENCY MODE

Mode 畲袍唱名995et讲家道德d on audio synchronization mode select: the frequency mode and the amplitude mode. During the **frequency mode** user can select two filter options by MODE_CTRL as shown below. User can select the filters based on the music type and light effect requirements. In the first mode the frequency range extends to 8 kHz in the secont to 4 kHz.


The lowpass filter is used for the red, the bandpass filter for the blue and the hipass filter for the green LED.







MODE CONTROL IN AMPLITUDE MODE

During the **amplitude synchronization mode** user can select between three different amplitude mappings by using MODE_CTRL select. These three mapping options give different light response. The modes are presented in the following graphs.



Partly overlapping mode MODE_CTRL[1:0] = [00]





RGB LED Blinking Control 查询"LP3952"供应商

LP3952 has a possibility to drive indicator LEDs with RGB1 outputs with programmable blinking time. Blinking function is enabled with RGB_SEL[1:0] bits set as 01b in 0BH register. R1_CYCLE_EN, G1_CYCLE_EN and B1_CYCLE_EN bits in cycle registers (02H, 04H and 06H) enable/disable blinking function for corresponding output. When EN_BLINK bit is written high in register 11H, the blinking sequences for all outputs (which has CYCLE_EN bit enabled) starts simultaneously. EN_BLINK bit should be written high after selecting wanted blinking sequences and enabling CYCLE_EN bits, to synchronize outputs to get desired lighting effect. R1SW, G1SW and B1SW bits can be used to enable and disable outputs when wanted.


RGB1 blinking sequence is set with R1, G1 and B1 blink registers (01H, 03H and 05H) by setting the appropriate OFF-ON times. Blinking cycle times are set with R1_CYCLE[2:0], G1_CYCLE[2:0] and B1_CYCLE[2:0] bits in R1, G1 and B1 CYCLE registers (02H, 04H and 06H). OFF/ON time is a percentage of the selected cycle time. Values for setting OFF/ON time can be seen in following table.

Name	Bit	Descr	iption
R1_ON[3:0], R1_OFF[3:0]	7-4, 3-0	RGB1 ON a	nd OFF time
G1_ON[3:0], G1_OFF[3:0]		Bits	ON/OFF time
B1_ON[3:0], B1_OFF[3:0]		0000	0%
		0001	1%
		0010	2.5%
		0011	5%
		0100	7.5%
		0101	10%
		0110	15%
		0111	20%
		1000	30%
		1001	40%
		1010	50%
		1011	60%
		1100	70%
		1101	80%
		1110	90%
		1111	100%

R1, G1 and B1 Blink Registers (01H, 03H and 05H):

Blinking ON/OFF cycle is defined so that there will be first OFF-period then ON-period after which follows an off-period for the remaining cycle time that can not be set. If OFF and ON times are together more than 100% the first OFF time will be as set and the ON time is cut to meet 100%. For example, if 50% OFF time is set and ON time is set greater than 50%, only 50% ON time is used, the exceeding ON time is ignored. If OFF and ON times are together less than 100% the remaining cycle time output is OFF.

2562 查询"LP3952"供应商



30023870

Values for setting the blinking cycle for RGB1 can be seen in following table:

Name	Bit	Decription		
R1_CYCLE_EN	3	Blinking enable	l.	
G1_CYCLE_EN		0 = disabled		
B1_CYCLE_EN		1 = enabled, ou	tput state is defin	ed with blinking
		cycle		
R1_CYCLE[2:0]	2-0		RGB1 cycle time	
G1_CYCLE[2:0]		Bits	Blinking cycle	Blinking
B1_CYCLE[2:0]			time	frequency
		000	0.1s	10 Hz
		001 0.25s 4 Hz		
		010 0.5s 2 Hz		
		011	1s	1 Hz
		100 2s 0.5 Hz		
		101 3s 0.33 Hz		
		110 4s 0.25 Hz		
		111	5s	0.2 Hz

R1, G1 and B1 Cycle Register	rs (02H, 04H and 06H):
------------------------------	------------------------

PATTERN_GEN_CTRL Register (11H):

Name	Bit	Description
EN_BLINK	3	Blinking sequence start bit
		0 = disabled
		1 = enabled


RGB Driver Electrical Characteristics (R1, G1, B1, R2, G2, B2 Outputs) 查询"LP3952"供应商


Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{LEAKAGE}	R1, G1, B1, R2, G2, B2 pin leakage current			0.1	1	μA
I _{RGB}	Maximum recommended sink current	CC mode			40	mA
		SW mode			50	mA
	Accuracy @ 37mA	R_{RGB} =3.3 k Ω ±1%, CC mode		±5		%
	Current mirror ratio	CC mode		1:100		
	RGB1 and RGB2 current mismatch	I _{RGB} =37mA, CC mode		±5		%
R _{SW}	Switch resistance	SW mode		2.5	5	Ω
f _{RGB}	RGB switching frequency	Accuracy proportional to internal clock freq.	18.2	20	21.8	kHz

Note: RGB current should be limited as follows:


constant current mode - limit by external R_{BGB} resistor;

switch mode - limit by external ballast resistors





Pin Voltage vs Output Current (Switch Mode)




30023868




7V Shielding 查询"LP3952"供应商

To shield LP3952 from high input voltages 6...7.2V the use of external 2.8V LDO is required. This 2.8V voltage protects internally the device against high voltage condition. The recommended connection is as shown in the picture below. Internally both logic and analog circuitry works at 2.8V supply voltage. Both supply voltage pins should have separate filtering capacitors.



In cases where high voltage is not an issue the connection is as shown below



30023845

Logie interface Electrical Characteristics

 $(1.65V \le V_{DDIO} \le V_{DD1,2}V)$ (Unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LOGIC INPU	TS ADDR_SEL, NRST, S	CL, PWM, SDA			•	•
V _{IL}	Input Low Level				0.2×V _{DDIO}	V
V _{IH}	Input High Level		0.8×V _{DDIO}			V
L	Logic Input Current		-1.0		1.0	μA
SCL	Clock Frequency				400	kHz
LOGIC OUT	PUT SDA					
V _{OL}	Output Low Level	I _{SDA} = 3 mA		0.3	0.5	V
L	Output Leakage Current	V _{SDA} = 2.8V			1.0	μA

Note: Any unused digital input pin has to be connected to GND to avoid floating and extra current consumption.

I²C Compatible Interface

INTERFACE BUS OVERVIEW


The I²C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bi-directional communications between the devices connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pull-up resistor and remain HIGH even when the bus is idle. Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the serial clock (SCL).

DATA TRANSACTIONS

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.


I²C DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



I²C START AND STOP CONDITIONS


START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.


After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3952 address is 54h or 55H as selected with ADDR_SEL pin. I²C address for LP3952 is 54H when ADDR_SEL=0 and 55H when ADDR_SEL=1. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



Register changes take an effect at the SCL rising edge during the last ACK from slave. 查询"LP3952"供应商



When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.



www.national.com

-P3952

I²C Timing Parameters 查询"LP3952"供应商 V_{DD1,2} = 3.0 to 4.5V, V_{DD_IO} = 1.65V to V_{DD1,2}

Symbol	Parameter	Lin	nit	Units
		Min	Мах]
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time (Output direction, delay generated by LP3952)	300	900	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	20+0.1C _b	300	ns
8	Fall Time of SDA and SCL	15+0.1C _b	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μs
C _b	Capacitive Load for Each Bus Line	10	200	pF

NOTE: Data guaranteed by design

Autoincrement mode is available, with this mode it is possible to read or write bytes with autoincreasing addresses. LP3952 has empty spaces in address register map, and it is recommended to use autoincrement mode only for writing in pattern command registers.

Recommended External Components

The output capacitor C_{OUT} directly affects the magnitude of the output ripple voltage. In general, the higher the value of C_{OUT} , the lower the output ripple magnitude. Multilayer ceramic capacitors with low ESR are the best choice. At the lighter loads, the low ESR ceramics offer a much lower Vout ripple that the higher ESR tantalums of the same value. At the higher loads, the ceramics offer a slightly lower Vout ripple magnitude than the tantalums of the same value. However, the dv/dt of the Vout ripple with the ceramics is much lower than the tantalums under all load conditions. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction with the increased applied DC voltage, so called DC bias effect. The capacitance value can fall to below half of the nominal capacitance. Too low output capacitance will increase noise and it can make the boost converter unstable. Recommended maximum DC bias effect at 5V DC voltage is -50%.

INPUT CAPACITOR, C_{IN}

The input capacitor C_{IN} directly affects the magnitude of the input ripple voltage and to a lesser degree the V_{OUT} ripple. A higher value C_{IN} will give a lower V_{IN} ripple. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

OUTPUT DIODE, D₁

A schottky diode should be used for the output diode. Peak repetitive current rating of the schottky diode should be larger


LIST OF RECOMMENDED EXTERNAL COMPONENTS

than the peak inductor current (ca. 1A). Average current rating of the schottky diode should be higher than maximum output current used. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.

INDUCTOR, L₁

The LP3952's high switching frequency enables the use of the small surface mount inductor. A 4.7 µH shielded inductor is suggested for 2 MHz operation, 10 µH should be used at 1 MHz. The inductor should have a saturation current rating higher than the rms current it will experience during circuit operation. To get maximum (400 mA) current from the boost, an inductor with 1A saturation current is recommended. If output current is for example 200 mA then inductor with 600 mA saturation current can be used. Less than 300 m Ω ESR is suggested for high efficiency. Open core inductors cause flux linkage with circuit components and interfere with the normal operation of the circuit. This should be avoided. For high efficiency, choose an inductor with a high frequency core material such as ferrite to reduce the core losses. The inductor should be connected to the SW pin as close to the IC as possible. Examples of suitable inductor for 400 mA output current is TDK VLF4012AT-4R7M1R1, and for 200mA application VLF3010AT-4R7MR70 or Panasonic ELLVEG4R7N.


Symbol	Symbol explanation	Value	Unit	Туре
C _{VDD1}	C between VDD1 and GND	100	nF	Ceramic, X7R / X5R
C _{VDD2}	C between VDD2 and GND	100	nF	Ceramic, X7R / X5R
C _{VDDIO}	C between VDDIO and GND	100	nF	Ceramic, X7R / X5R
C _{VDDA}	C between VDDA and GND	1	μF	Ceramic, X7R / X5R
C _{OUT}	C between FB and GND	10	μF	Ceramic, X7R / X5R, 10V
C _{IN}	C between battery voltage and GND	10	μF	Ceramic, X7R / X5R
L ₁	L between SW and V _{BAT} at 2 MHz	4.7	μH	Shielded, low ESR, Isat=1A for 400 mA output current, Isat=600 mA for 200 mA output current
C _{VREF}	C between V _{REF} and GND	100	nF	Ceramic, X7R
C _{VDDIO}	C between V _{DDIO} and GND	100	nF	Ceramic, X7R
R _{RBG}	R between I _{RGB} and GND	5.6	kΩ	±1%
R _{RT}	R between I _{RT} and GND	82	kΩ	±1%
D ₁	Rectifying Diode (Vf @ maxload)	0.3	V	Schottky diode
C _{ASE}	C between Audio input and ASE	100	nF	Ceramic, X7R / X5R
LEDs			U	Jser defined



30023876

LP3952

There may be cases where the audio input signal going into the LP3952 is too weak for audio synchronization. This figure presents a single-supply inverting amplifier connected to the ASE input for audio signal amplification. The amplification is +20 dB, which is well enough for 20 mVp-p audio signal. Because the amplifier (LMV321) is operating in single supply voltage, a voltage divider using R3 and R4 is implemented to bias the amplifiers on the input signal is within the input common-mode voltage range of the amplifier. The capacitor C1 is placed between the inverting input and resistor R1 to block the DC signal going into the audio signal source. The values of R1 and C1 affect the cutoff frequency, fc = $1/(2\pi^*R1^*C1)$, in this case it is around 160 Hz. As a result, the LMV321 output signal is centered around mid-supply, that is V_{DDA}/2. The output can swing to both rails, maximizing the signal-to-noise ratio in a low voltage system



30023879

Here, a second order RC-filter is used on the ASE input to convert a PWM signal to an analog waveform.

More application information is available in the document "LP3952 Evaluation Kit".

i D4 D3 D2 D1 w g1sw b1sw r2sw g2sw w g0 0 r r g2sw w g0 r r g2sw g2sw r o r r g1 g2sw r g1 g1 g1 g1 g1 g1 g1 g1 <t< th=""><th></th><th></th><th></th><th>LP3952 (</th><th>Control Registe</th><th>LP3952 Control Register Names and Default Values</th><th>fault Values</th><th></th><th></th><th></th></t<>				LP3952 (Control Registe	LP3952 Control Register Names and Default Values	fault Values			
$ \left \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDR (HEX)	REGISTER	D7	D6	D5	D4	D3	D2	D1	Do
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	e		cc_rgb1	cc_rgb2	r1sw	g1sw	b1sw	r2sw	g2sw	b2sw <mark>问</mark>
$ \left \begin{array}{c c c c c c c c c c c c c c c c c c c $	8		1	1	0	0	0	0	0	"L ^E 0
	Ę	1 hlink	r1_on[3]	r1_on[2]	r1_on[1]	r1_on[0]	r1_off[3]	r1_off[2]	r1_off[1]	r1_off[b
It by the field betweet	5		0	0	0	0	0	0	0	52 •
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	ę	D1 avolo		, ,			r1_cycle en	r1_cycle[2]	r1_cycle[1]	r1_cycle
	70						0	0	0	应 0
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	č	C1 blink	g1_on[3]		g1_on[1]	g1_on[0]	g1_off[3]	g1_off[2]	g1_off[1]	g1_off[
Gi cycle Gi cycle gi_cycle en gi_cycle (2) gi_cycl	3		0	0	0	0	0	0	0	0
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	5	<u>61 evela</u>					g1_cycle en	g1_cycle[2]	g1_cycle[1]	g1_cycle[0]
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	5	G1 C)CIE					0	0	0	0
$ \begin{array}{ c c c c c c } \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	5	Juild FO	b1_on[3]		b1_on[1]	b1_on[0]	b1_off[3]	b1_off[2]	b1_off[1]	b1_off[0]
B1 cycle Display in the product of	ß		0	0	0	0	0	0	0	0
Ext. PWM control $i1_{DWM}$ $b1_{DWM}$ 0 0 0 0 0 Ext. PWM control $i1_{DWM}$ $i1_{DWM}$ $i1_{DWM}$ $i2_{DWM}$ $g2_{DWM}$ Ext. PWM control $i1_{DWM}$ $i1_{DWM}$ $i2_{DWM}$ $g2_{DWM}$ Ext. PWM control $i1_{DWM}$ $i2_{DWM}$ $i2_{DWM}$ $g2_{DWM}$ Ext. PWM control $i1_{DWM}$ $i2_{DWM}$ $i2_{DWM}$ $g2_{DWM}$ Ext. PWM control $i1_{DW}$ $i1_{DW}$ $i2_{DWM}$ $g2_{DWM}$ Ext. PWM control $i1_{DW}$ $i1_{DW}$ $i2_{DWM}$ $g2_{DWM}$ Enables $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i2_{DWM}$ Enables $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i2_{DWM}$ $i2_{DWM}$ Enables $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i2_{DWM}$ Enables $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ Enables $i1_{DW}$ $i1_{DW}$ $i1_{DW}$ <t< th=""><th>ų</th><td></td><td></td><td></td><td></td><td></td><td>b1_cycle en</td><td>b1_cycle[2]</td><td>b1_cycle[1]</td><td>b1_cycle[0]</td></t<>	ų						b1_cycle en	b1_cycle[2]	b1_cycle[1]	b1_cycle[0]
Ext. PWM control I_L_pwm 0 <th>8</th> <td>BI cycle</td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	8	BI cycle					0	0	0	0
Ext. Frwm control 0	5				r1_pwm	g1_pwm	b1_pwm	r2_pwm	g2_pwm	b2_pwm
Image: state in the state	5	EXI. PWM CONTROL			0	0	0	0	0	0
DenotuseDenotuseDenotuseDenotuseDenotuseDenotuseEnables nstby $\operatorname{en_{-}}$ Enables nstby $\operatorname{en_{-}}$ Denotuse nstby $\operatorname{en_{-}}$ ADC output 0 0 0 Boost output 0 0 0 Boost output 0 0 0 Boost output 0 1 1 Boost frq 1 1 1 <	80					Do not use				
Do not use Enables nstby en autoload en 0 0 0 0 1 0	60					Do not use				
Reades netby boost enautoload netby boost 0 0 1 no 0 0 0 1 1 ADC output 1 1 1 1 1 0 Boost output 0 0 1	0A					Do not use				
Enables DODAL DODAL DODAL DODAL 1 0 1 0	Ĺ			nstby	en_			en	rgb_s	rgb_sel[1:0]
ADC output 0 0 0 1 1 0 0 ADC output 0	9	Eliables			noor			autoloau		
ADC output 0				0	0				0	0
Occurrent 0 1	L L						data[7:0]			
Boost output boost[7:0] Boost output 0 1 <th1< th=""> 1 1 <t< th=""><th>2</th><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></t<></th1<>	2		0	0	0	0	0	0	0	0
Boost Output 0 1 1 1 1 Boost_frq 1 1 1 1 1 Pattern gen ctrl 1 1 1 1 1 RGB1 max current 1 1 1 1 1	ç						boost[7:0]			
Boost_frq freq_sel[2:0 Boost_frq 1 1 1 Pattern gen ctrl Do not use rgb_start 1 Pattern gen ctrl in1[1:0] in1[1:0] 0 0 RGB1 max current in1[1:0] in1[1:0] in1[1:0] 1	20	DOOSI OUIDUI	0	0	+	÷	1	÷	٢	۰
DOUGLING 1 1 1 1 Do not use	ų	Dooot fur			•				freq_sel[2:0]	
Do not use rgb_start loop Pattern gen ctrl rgb_start loop loop RGB1 max current ig1[1:0] ig1[1:0] loop loop	5	poost_ird						-	۰	-
Pattern gen ctrl rgb_start loop 0 0 0 0 RGB1 max current ig1[1:0] ig1[1:0] 1	10					Do not use				
RGB1 max current 0	÷	Dattern den ctri						rgb_start	loop	log
RGB1 max current ir1[1:0] ig1[1:0]	:	ו מונפווו אפון כנוו						0	0	0
	10	RGR1 may current			Ŀī.	[1:0]	ig1[1	[0:	lb1[ib1[1:0]
	ł				0	0	0	0	0	0

询"LF 名		52 0		应 -		0		0		0		0		0		0		0		0		0		0		0		0		0		0		0
5	ib2[1:0]	0	input_sel[1:0]	1	speed_ctrl[1:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0	cet[3:2]	0	tt[2:0]	0
D2	[0:1	0	en_sync	0	strl[1:0]	0		0		0		0		0		0		0		0		0		0		0		0		0		0		0
D3	ig2[1:0]	0	en_agc	0	mode_ctrl[1:0]	0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0
D4	ir2[1:0]	0	sync_mode	0	en_avg	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0
D5	, in	0		0				0		0		0		0		0		0		0		0		0		0		0		0		0		0
D6			gain_sel[2:0]	0			r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0
D7				0				0	cet	0		0	cet	0		0	cet	0		0	cet	0		0	cet	0		0	cet	0		0	cet	0
REGISTER			Audio euro CTDI 4		Audio amo CTDI 2		Commond 1A				Common 2A				Common 20						Commond 1D		Commond EA		Commond ED		Commond 6A		Common Common C		Commond 7A		Commond 7D	
ADDR (HEX)	ç	2	40	¥7	ą	Q Z	0	20	Z	10	C J	70	63	ີດ	5	5	22	66	U L	00		10	0	00	20	60 0	4	AC.	<u> </u>		ر ت	2		'n

8	5] 日	询 ['] 0	'LF	39 -	52'	供应商
5	cet[3:2]	0	tt[2:0]	0		
D2		0		0	sets LP3952	
D3	g[2:0]	0		0	Reset Register rea	
D4		0	b[2:0]	0	Writing any data to Reset Register resets LP3952	
D5		0		0	5	
D6	r[2:0]	0	1:0]	0		
D7		0	cet[1:0]	0	•	
REGISTER	Commond 0A		Commond 0D		Reset	
ADDR (HEX)	Ľ	L C		LC	60	



REGISTER BIT EXPLANATIONS

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Register I	Bit Accessibility and Initial Condition	
Кеу	Bit Accessibility	
rw	Read/write	
r	Read only	
-0,-1	Condition after POR	

RGB CTRL (00H) - RGB LEDS CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
cc_rgb1	cc_rgb2	r1sw	g1sw	b1sw	r2sw	g2sw	b2sw
rw-1	rw-1	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

cc_rgb1	Bit 7	0 - R1, G1 and B1 are constant current sinks, current limited internally 1 - R1, G1 and B1 are switches, limit current with external ballast resistor
cc_rgb2	Bit 6	0 – R2, G2 and B2 are constant current sinks, current limited internally 1 – R2, G2 and B2 are switches, limit current with external ballast resistor
r1sw	Bit 5	0 – R1 disabled 1 – R1 enabled
g1sw	Bit 4	0 – G1 disabled 1 – G1 enabled
b1sw	Bit 3	0 – B1 disabled 1 – B1 enabled
r2sw	Bit 2	0 – R2 disabled 1 – R2 enabled
g2sw	Bit 1	0 – G2 disabled 1 – G2 enabled
b2sw	Bit 0	0 – B2 disabled 1 – B2 enabled

R1/G1/B1 BLINK (01H, 03H, 05H) - BLINKING ON/OFF TIME CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
	R1/G1/B1	_ON[3:0]			R1/G1/B1	_OFF[3:0]	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

列"LP3952"供应商		RGB1 ON	and OFF time
		Bits	ON/OFF time
		0000	0%
		0001	1%
		0010	2.5%
		0011	5%
R1_ON[3:0],		0100	7.5%
R1_OFF[3:0]		0101	10%
G1_ON[3:0]	its 7-4, 3-0	0110	15%
G1_OFF[3:0]	118 7-4, 3-0	0111	20%
B1_ON[3:0],		1000	30%
B1_OFF[3:0]		1001	40%
		1010	50%
		1011	60%
		1100	70%
		1101	80%
		1110	90%
		1111	100%

R1/G1/B1 CYCLE(02H, 04H, 06H) - BLINKING CYCLE CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
				R1/G1/ B1_CYCLE_EN		G1/B1_CYCLE[2:0]
r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0

R1_CYCLE_EN	Bit 3	Blinking enable				
G1_CYCLE_EN		0 = disabled, output s	tate is defined with RG	B registers		
B1_CYCLE_EN		1 = enabled, output st	ate is defined with blinl	king cycle		
R1_CYCLE[2:0]	Bits 2-0	RGB1 cycle time				
G1_CYCLE[2:0]		Bits	Blinking cycle time	Blinking frequency		
B1_CYCLE[2:0]		000	0.1s	10 Hz		
		001	0.25s	4 Hz		
		010	0.5s	2 Hz		
		011	1s	1 Hz		
		100	2s	0.5 Hz		
		101	3s	0.33 Hz		
		110	4s	0.25 Hz		
		111	5s	0.2 Hz		

EXT_PWM_CONTROL (07H) – EXTERNAL PWM CONTROL REGISTER

, H]"LP<u>39</u>52"(#	」型間 D6	D5	D4	D3	D2	D1	D0
			r1_pwm	g1_pwm	b1_pwm	r2_pwm	g2_pwm	b2_pwm
			rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

r1_pwm	Bit 5	0 – R1 PWM control disabled 1 – R1 PWM control enabled
g1_pwm	Bit 4	0 – G1 PWM control disabled 1 – G1 PWM control enabled
b1_pwm	Bit 3	0 – RB PWM control disabled 1 – B1 PWM control enabled
r2_pwm	Bit 2	0 – R2 PWM control disabled 1 – R2 PWM control enabled
g2_pwm	Bit 1	0 – G2 PWM control disabled 1 – G2 PWM control enabled
b2_pwm	Bit 0	0 – B2 PWM control disabled 1 – B2 PWM control enabled

ENABLES (0BH) – ENABLES REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
	nstby	en_boost			en_autoload	rgb_s	el[1:0]
r-0	rw-0	rw-0	r-0	r-0	rw-1	rw-0	rw-0

nstby	Bit 6	0 – LP3952 stand 1 – LP3952 active	,					
en_boost	Bit 5	0 – boost converte 1 – boost converte						
en_autoload	Bit 2) – internal boost converter loader off I – internal boost converter loader on					
		Color LED control mode selection						
		rgb_sel[1:0]	Audio sync	Pattern generator	Blinking sequence			
resh[1.0]	Dite 1.0	00	-	RGB1 & RGB2	-			
rgb_sel[1:0]	Bits 1-0	01	-	RGB2	RGB1			
		10	RGB2	RGB1	-			
		11	RGB1 & RGB2	-	-			

ADC_OUTPUT (0CH) – ADC DATA REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
			data	[7:0]			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

data[7:0] Bits 7-0 Data register ADC (Audio input, light or temperature sensors)

	P3952"供应商	D5	D4	D3	D2	D1	D0
			Boost[7:	0]	•	• 	
rw-0	rw-0	rw-1	rw-1	rw-1	rw-1	rw-1	rw-1
						+ /\/\	
			Boost[7:0]	Туріс	al boost outpu	t (V)	
			0000 0000		4.00	t (V)	
						t (V)	
			0000 0000		4.00	t (V)	
	Boost[7	:0] Bits 7-0	0000 0000		4.00 4.25	t (V)	
	Boost[7	:0] Bits 7-0	0000 0000 0000 0001 0000 0011		4.00 4.25 4.40	t (V)	

BOOST_FRQ (0EH) - BOOST FREQUENCY CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
						freq_sel[2:0]	
r-0	r-0	r-0	r-0	r-0	rw-1	rw-1	rw-1

0011 1111

0111 1111

1111 1111

5.00 (default)

5.15

5.30

		Adj	ustment
		freq_sel[2:0]	Frequency
freq_sel[2:0]	Bits 7-0	1xx	2.00 MHz
		01x	1.67 MHz
		00x	1.00 MHz

PATTERN_GEN_CTRL (11H) – PATTERN GENERATOR CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
				en_blink	rgb_start	loop	log
r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0

	1	
en blink	Bit 3	0 - blinking sequences start bit disabled
en_bink	DIUS	1 - blinking sequences start bit enabled
rab start	Bit 2	0 – pattern generator disabled
rgb_start Bit		1 – execution pattern starting from command 1
leen	Bit 1	0 – pattern generator loop disabled (single pattern)
loop		1 – pattern generator loop enabled (execute until stopped)
	Dit O	0 – color intensity mode 0
iog		1 – color intensity mode 1
log	Bit 0	

RGB1_MAX_CURRENT (12H) – RGB1 DRIVER INDIVIDUAL MAXIMUM CURRENT CONTROL REGISTER

间"LP3952"{} D7	、沙間 D6	D5	D4	D3	D2	D1	D0
,		ir1[1:0]	ig1[1:0]	ib1[1:0]
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

		Maxim	um current for R1 driver
		ir1[2:0]	Maximum output current
	D : <i>C</i> (00	0.25×I _{MAX}
ir1[1:0]	Bits 5-4	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		Maxim	um current for G1 driver
ig1[1:0]	Bits 3-2	ig2[1:0]	Maximum output current
		00	0.25×I _{MAX}
		01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		Maxim	um current for B1 driver
		ib1[1:0]	Maximum output current
		00	0.25×I _{MAX}
ib1[1:0]	Bits 1-0	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}

本句	L D2052"/# 広ま	5	R INDIVIDUAL N					
	LP3952"供应商	D5	D4	D3	D2	D1	DC	
		ir2[1:0]	ig2	[1:0]	ib2	ib2[1:0]	
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-	
			Maximum current for R2 driver					
			ir2[2:0]	Maxim	um output curre	nt		
	:-014-/		00		0.25×I _{MAX}			
	ir2[1:0] Bits 5-4	01		0.50×I _{MAX}			
			10		0.75×I _{MAX}			
			11		1.00×I _{MAX}			
			Maxi	mum current f	for G2 driver			
			ig2[1:0]	Maxim	um output curre	nt		
	ig2[1:	Bits 3-2	00		0.25×I _{MAX}			
	igz[1.		01		0.50×I _{MAX}			
			10		0.75×I _{MAX}			
			11		1.00×I _{MAX}			
			Maxi	mum current f	for B2 driver			
			ib2[1:0]	Maxim	um output curre	nt		
	ib2[1:	01 Bits 1-0 00			0.25×I _{MAX}			
	102[1.0		01		0.50×I _{MAX}			
			10		0.75×I _{MAX}			
			11		1.00×I _{MAX}			

AUDIO_SYNC_CTRL1 (2AH) – AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 1

[]]"LP395] D7				D3	D2	D1	D0
	gain_sel[2:0]			en_agc	en_sync	input_s	sel[1:0]
rw-0	rw-0 rw-0 rw-0		rw-0	rw-0	rw-0	rw-1	rw-1

		Ir	nput signal gain control		
		gain_sel[2:0]	gain, dB		
		000 0 (default)			
		001	3		
anin coll2:01	Bits 7-5	010	6		
gain_sel[2:0]	Dits 7-5	011	9		
		100	12		
		101	15		
		110	18		
		111	21		
		Input filter mode control			
sync_mode	Bit 4	0 – Amplitude mode			
		1 – Frequency mode			
en_agc	Bit 3		utomatic gain control disabled		
3			utomatic gain control enabled		
en_sync	Bit 2		udio synchronization disabled		
•n_•j•		1 – ai	udio synchronization enabled		
			ADC input selector		
		input_sel[1:0]	Input		
input col[1:0]	Bits 1-0	00	Single ended input signal (ASE)		
input_sel[1:0]		01	Not used		
		10	Not used		
		11	No input (default)		

AUDIO_SYNC_CTRL2 (2BH) – AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 2

D7	D6	D5	D4	D3	D2	D1	D0
	en_avg mode_ctrl[1:0]		speed_ctrl[1:0]				
r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0

en_avg	Bit 4	0 – averaging disabled. $f_{sample} = 122$ Hz, data in register changes every 8.2 ms. 1 – averaging enabled. $f_{sample} = 244$ Hz, averaging of 64 samples, data in register changes every 262 ms (3.2Hz).				
mode_ctrl[1:0]	Bits 3-2	Filtering mode control				
		LEDs light response time to audio input				
		speed_ctrl[1:0]	Response			
amaged styl[1.0]	Bits 1-0	00	FASTEST (default)			
speed_ctrl[1:0]	DIIS I-U	01	FAST			
		10	MEDIUM			
		11	SLOW			

:	PATTERN CONTROL REGISTERS										
-	Command_[1:8]A – Pattern Control Register A										
[D7	D6	D5	D4	D3	D2	D1	D0			
		r[2:0]			g[2:0]		cet[3:2]			
rv	w-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0			


	Command_[1:8]B – Pattern Control Register B								
D7	D6	D5	D4	D3	D2	D1	D0		
cet[1:0]		b[2:0]			tt[2:0]			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0		

			Red color intensity	y			
	[r[2:0]	curre	nt, %			
r[2:0]			log=0	log=1			
		000	0×I _{MAX}	0×I _{MAX}			
		001	7%×I _{MAX}	1%×I _{MAX}			
[2:0]	Bits 7-5A	010	14%×I _{MAX}	2%×I _{MAX}			
		011	21%×I _{MAX}	4%×I _{MAX}			
	[100	32%×I _{MAX}	10%×I _{MAX}			
	[101	46%×I _{MAX}	21%×I _{MAX}			
	Γ	110	71%×I _{MAX}	46%×I _{MAX}			
		111	100%×I _{MAX}	100%×I _{MAX}			
			Green color intensity				
	[g[2:0]	curre	nt, %			
			log=0	log=1			
		000	0×I _{MAX}	0×I _{MAX}			
		001	7%×I _{MAX}	1%×I _{MAX}			
[2:0]	Bits 4-2A	010	14%×I _{MAX}	2%×I _{MAX}			
	4-2A	011	21%×I _{MAX}	4%×I _{MAX}			
		100	32%×I _{MAX}	10%×I _{MAX}			
	[101	46%×I _{MAX}	21%×I _{MAX}			
		110	71%×I _{MAX}	46%×I _{MAX}			
		111	100%×I _{MAX}	100%×I _{MAX}			

P3952"供应商		Comma	nd execution time	
		cet[3:0]	CET duration, ms	
		0000	197	
		0001	393	
		0010	590	
		0011	786	
		0100	983	
		0101	1180	
eet[0:0]	Bits 1-0A	0110	1376	
cet[3:0]	7-6B	0111	1573	
	/-0D	1000	1769	
		1001	1966	
		1010	2163	
		1011	2359	
		1100	2556	
		1101	2753	
		1110	2949	
		1111	3146	
			Blue color intensity	
		b[2:0]	curren	t, %
			log=0	log=1
		000	0×I _{MAX}	0×I _{MAX}
		001	7%×I _{MAX}	1%×I _{MAX}
b[2:0]	Bits	010	14%×I _{MAX}	2%×I _{MAX}
	5-3B	011	21%×I _{MAX}	4%×I _{MAX}
		100	32%×I _{MAX}	10%×I _{MAX}
		101	46%×I _{MAX}	21%×I _{MAX}
		110	71%×I _{MAX}	46%×I _{MAX}
		111	100%×I _{MAX}	100%×I _{MAX}
		Tr	ansition time	in ox
		tt[2:0]	Transition time, ms	
		000	0	
		001	55	
	Bits 2-0B	010	110	
tt[2:0]		011	221	
		100	442	
		101	885	
		110	1770	
	F	111	3539	

RESET (60H) - RESET REGISTER

D7	D6	D5	D4	D3	D2	D1	D0		
	Writing any data to Reset Register in address 60H can reset LP3952								
w-0	w-0 w-0 w-0 w-0 w-0 w-0 w-0 w-0								



5询"LP3952"供应商

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560