

256-Kbit (32K x 8) nvSRAM


Features

- 25 ns, 35 ns, and 45 ns access times
- "Hands-off" automatic STORE on power down with only a small capacitor
- STORE to QuantumTrap ™ nonvolatile elements is initiated by software, device pin, or AutoStore ™ on power down
- · RECALL to SRAM initiated by software or power up
- · Infinite READ, WRITE, and RECALL cycles
- 10 mA typical I_{CC} at 200 ns cycle time
- 200,000 STORE cycles to QuantumTrap
- 20-year data retention @ 55°C
- Single 3V operation with tolerance of +15%, -10%
- · Commercial and industrial temperature
- SOIC and SSOP packages
- · RoHS compliance

Functional Description


The Cypress CY14B256L is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. The STORE and RECALL operations are also available under software control.


Logic Block Diagram





Pin Configurations







Pin Definitions

Pin Name	IO Type	Description
A ₀ - A ₁₄	Input	Address inputs used to select one of the 32,768 bytes of the nvSRAM.
DQ0 – DQ7	Input Output	Bidirectional data IO lines. Used as input or output lines depending on operation.
NC	No Connect	No Connects. This pin is not connected to the die.
WE	Input	Write Enable Input, active LOW . When selected LOW, enables data on the IO pins to be written to the address location latched by the falling edge of CE.
CE	Input	Chip Enable Input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
V _{SS}	Ground	Ground for the device. Must be connected to ground of the system.
V _{CC}	Power Supply	Power supply inputs to the device.
HSB	Input Output	Hardware Store Busy . When low this output indicates a Hardware Store is in progress. When pulled low external to the chip it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin high if not connected. (connection optional)
V _{CAP}	Power Supply	AutoStore capacitor . Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.

Device Operation

The CY14B256L nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The CY14B256L supports infinite reads and writes just like a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 200,000 STORE operations.

SRAM READ

The CY14B256L performs a READ cycle whenever CE and OE are low while WE and HSB are high. The address specified on pins A_{0-14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AA} (READ cycle 1). If the READ is initiated by CE or OE, the outputs will be valid at t_{ACE} or at t_{DOE} , whichever is later (READ cycle 2). The data outputs repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input pins, and remains valid until another address change or until CE or OE is brought high, or WE or HSB is brought low.

SRAM WRITE

A WRITE cycle is performed whenever $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are low and $\overline{\text{HSB}}$ is high. The address inputs must be stable before entering the WRITE cycle and must remain stable until either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ goes high at the end of the cycle. The data on the

common IO pins IO_{0-7} will be written into the memory t_{SD} before the end of a WE controlled WRITE or before the end of an \overline{CE} controlled WRITE. Keep the OE HIGH during the entire WRITE cycle to avoid data bus contention on common IO lines.

If $\overline{\text{OE}}$ is left <u>low</u>, internal circuitry turns off the output buffers t_{HZWE} after $\overline{\text{WE}}$ goes low.

AutoStore Operation

The CY14B256L stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store, activated by HSB, Software Store, activated by an address sequence, and AutoStore, on device power down. AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256L.


During normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part automatically disconnects the V_{CAP} pin from V_{CC} . A STORE operation will be initiated with power provided by the V_{CAP} capacitor.

Figure 1 on page 4 shows the proper connection of the storage capacitor (V_{CAP}) for automatic store operation. Refer to the DC Electrical Characteristics on page 7 for the size of V_{CAP} . The voltage on the V_{CAP} pin is driven to 5V by a charge pump internal to the chip. A pull up must be placed on WE to hold it inactive during power up.

To reduce unnecessary nonvolatile stores, AutoStore, and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.



Figure 1. AutoStore Mode



Hardware STORE (HSB) Operation

The CY14B256L provides the $\overline{\text{HSB}}$ pin for controlling and acknowledging the STORE operations. Use the $\overline{\text{HSB}}$ pin to request a hardware STORE cycle. When the $\overline{\text{HSB}}$ pin is driven low, the CY14B256L conditionally initiates a STORE operation after t_{DELAY}. An actual STORE cycle only begins if a WRITE to the $\overline{\text{SRAM}}$ took place since the last STORE or RECALL cycle. The $\overline{\text{HSB}}$ pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM_READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the CY14B256L continues SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, t_{DELAY} , to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

During any STORE operation, regardless of <a href="https://how.nc.edu/how.nc.

If HSB is not used, it must be left unconnected.

Hardware RECALL (Power Up)

During power up, or after any low power condition

 $(V_{CC} < V_{SWITCH}),$ an internal RECALL request will be latched. When V_{CC} once again exceeds the sense voltage of $V_{SWITCH},$ a RECALL cycle will automatically be initiated and takes $t_{HRECALL}$ to complete.

Software STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B256L software STORE cycle is initiated by executing sequential

CE-controlled READ cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence must be performed:

- 1. Read address 0x0E38, valid READ
- 2. Read address 0x31C7, valid READ
- 3. Read address 0x03E0, valid READ
- Read address 0x3C1F, valid READ
- 5. Read address 0x303F, valid READ
- 6. Read address 0x0FC0, initiate STORE cycle

The software sequence may be clocked with $\overline{\text{CE}}$ -controlled READs or $\overline{\text{OE}}$ -controlled READs. Once the sixth address in the sequence has been entered, the STORE cycle commences, and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence. It is not necessary that OE be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

Software RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of $\overline{\text{CE}}$ -controlled READ operations must be performed:

- 1. Read address 0x0E38, valid READ
- 2. Read address 0x31C7, valid READ
- 3. Read address 0x03E0, valid READ
- 4. Read address 0x3C1F, valid READ
- 5. Read address 0x303F, valid READ
- 6. Read address 0x0C63, initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements.

Data Protection

The CY14B256L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when $V_{CC} < V_{\underline{SWITCH}}$. If the CY14B256L is in a WRITE mode (both \overline{CE} and \overline{WE} low) at power up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on \overline{CE} or \overline{WE} is detected. This protects against inadvertent writes during power up or brownout conditions.



Table 1. Mode Selection

CE	WE	ŌĒ	A13 – A0	Mode	Ю	Power
Н	Х	Х	Х	Not Selected	Output High-Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x03F8	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active ^[1, 2, 3]
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x07F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data	Active ^[1, 2, 3]
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output Data Output High-Z	Active I _{CC2} ^[1, 2, 3]
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High-Z	Active ^[1, 2, 3]

- The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
 While there are 15 address lines on the CY14B256L, only the lower 14 lines are used to control software modes.
 IO state depends on the state of OE. The IO table shown assumes OE low.



Preventing AutoStore

Disable the AutoStore function by initiating an AutoStore Disable Sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore Disable Sequence, the following sequence of $\overline{\text{CE}}$ -controlled READ operations must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x03F8 AutoStore Disable

Re-enable the AutoStore by initiating an AutoStore Enable sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, the following sequence of CE-controlled READ operations must be performed:

- 1. Read address 0x0E38 valid READ
- 2. Read address 0x31C7 valid READ
- 3. Read address 0x03E0 valid READ
- 4. Read address 0x3C1F valid READ
- 5. Read address 0x303F valid READ
- 6. Read address 0x07F0 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

Noise Considerations


The CY14B256L is a high speed memory and so must have a high frequency bypass capacitor of approximately 0.1 μF connected between V_{CC} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduces circuit noise.

Low Average Active Power

CMOS technology provides the CY14B256L the benefit of drawing less current when it is cycled at times longer than 50 ns. *Figure 2* shows the relationship between I_{CC} and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range, V_{CC} = 3.45V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY14B256L depends on the following items:

- The duty cycle of chip enable.
- The overall cycle rate for accesses.
- · The ratio of READs to WRITEs.
- · The operating temperature.
- The V_{CC} level.
- · IO loading.

Figure 2. Current vs. Cycle Time





Maximum Ratings

Package Power Dissipation Capability (T _A = 25°C)1.0W	
Surface Mount Pb Soldering Temperature (3 seconds)+260°C	
Output Short Circuit Current [4]	
Static Discharge Voltage > 2001V (in accordance with MIL-STD-883, method 3015)	
Latch Up Current > 200 mA	

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	2.7V to 3.45V
Industrial	–40°C to +85°C	2.7V to 3.45V

DC Electrical Characteristics

(over the operating range) VCC = 2.7V to 3.45V [5, 6]

Parameter	Description	ion Test Conditions			Max	Unit
I _{CC1}		t_{RC} = 25 ns t_{RC} = 35 ns t_{RC} = 45 ns	Commercial		65 55 50	mA mA mA
		Dependent on output loading and cycle rate. Values obtained without output loads. I _{OUT} = 0 mA	Industrial		55 (t _{RC} = 45 ns)	mA mA mA
I _{CC2}	Average V _{CC} Current during STORE	All inputs do not care, V _{CC} = Max Average current for duration t _{STORE}		3	mA	
I _{CC3}	Average V _{CC} Current at t _{AVAV} = 200 ns, 3V, 25°C typical	WE > (V _{CC} – 0.2). All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.		10	mA	
I _{CC4}	Average V _{CAP} Current during AutoStore Cycle	All inputs do not care, V _{CC} = Max Average current for duration t _{STORE}		3	mA	
I _{SB}		$\overline{\text{CE}}$ > (V _{CC} - 0.2). All others V _{IN} < 0.2V or > (V _C Standby current level after nonvolatile cycle is c Inputs are static. f = 0 MHz.		3	mA	
I _{IX}	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		– 1	+1	μА
I _{OZ}	Off State Output Leakage Current	V_{CC} = Max, $V_{SS} \le V_{IN} \le V_{CC}$, \overline{CE} or $\overline{OE} > V_{IH}$		– 1	+1	μА
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	٧
V _{IL}	Input LOW Voltage			V _{SS} – 0.5	0.8	V
V _{OH}	Output HIGH Voltage	I _{OUT} = – 2 mA		2.4		٧
V _{OL}	Output LOW Voltage	I _{OUT} = 4 mA			0.4	٧
V _{CAP}	Storage Capacitor	Between V _{CAP} pin and Vss, 5V rated		17	120	μF

Notes

- 4. Outputs shorted for no more than one second. No more than one output shorted at a time.
- 5. Typical conditions for the active current shown on the front page of the data sheet are average values at 25°C (room temperature), and V_{CC} = 3V. Not 100% tested.
- 6. The HSB pin has I_{OUT} = -10 μ A for V_{OH} of 2.4 V, this parameter is characterized but not tested.




Capacitance^[7]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 0$ to 3.0 V	7	pF
C _{OUT}	Output Capacitance		7	pF

Thermal Resistance [7]

Parameter	Description	Test Conditions	32-SOIC	48-SSOP	Unit
Θ_{JA}	(junction to ambient)	Test conditions follow standard test methods and procedures for	TBD	TBD	°C/W
$\Theta_{\sf JC}$		measuring thermal impedance, in accordance with EIA/JESD51.	TBD	TBD	°C/W

AC Test Loads



AC Test Conditions

Input Pulse Levels	0 V to 3 V
Input Rise and Fall Times (10% - 90%)	<u><</u> 5 ns
Input and Output Timing Reference Levels	1.5 V

Note

^{7.} These parameters are guaranteed but not tested.



AC Switching Characteristics

Parameter				25 ns part		35 ns part		45 ns part	
Cypress Parameter	Alt. Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
SRAM READ C	ycle								
t _{ACE}	t _{ACS}	Chip Enable Access Time		25		35		45	ns
t _{RC} ^[8]	t _{RC}	Read Cycle Time	25		35		45		ns
t _{AA} ^[9]	t _{AA}	Address Access Time		25		35		45	ns
t _{DOE}	t _{OE}	Output Enable to Data Valid		12		15		20	ns
t _{OHA} ^[9]	t _{OH}	Output Hold After Address Change	3		3		3		ns
t _{LZCE} ^[10]	t_{LZ}	Chip Enable to Output Active	3		3		3		ns
t _{HZCE} [10]	t _{HZ}	Chip Disable to Output Inactive		10		13		15	ns
t _{LZOE} [10]	t _{OLZ}	Output Enable to Output Active	0		0		0		ns
t _{HZOE} [10]	t _{OHZ}	Output Disable to Output Inactive		10		13		15	ns
t _{PU} ^[7]	t _{PA}	Chip Enable to Power Active	0		0		0		ns
t _{PD} ^[7]	t _{PS}	Chip Disable to Power Standby		25		35		45	ns
SRAM WRITE	Cycle			1	I	I	l	I	
t _{WC}	t _{WC}	Write Cycle Time	25		35		45		ns
t _{PWE}	t _{WP}	Write Pulse Width	20		25		30		ns
t _{SCE}	t _{CW}	Chip Enable To End of Write	20		25		30		ns
t_{SD}	t _{DW}	Data Setup to End of Write	10		12		15		ns
t_{HD}	t _{DH}	Data Hold After End of Write	0		0		0		ns
t _{AW}	t _{AW}	Address Setup to End of Write	20		25		30		ns
t _{SA}	t _{AS}	Address Setup to Start of Write	0		0		0		ns
t _{HA}	t _{WR}	Address Hold After End of Write	0		0		0		ns
t _{HZWE} [10, 11]	t _{WZ}	Write Enable to Output Disable		10		13		15	ns
t _{LZWE} [10]	t _{OW}	Output Active after End of Write	3		3		3		ns

Notes

8. WE must be HIGH during SRAM READ Cycles.

9. Device is continuously selected with CE and OE both Low.

^{10.} Measured ± 200 mV from steady state output voltage.



AutoStore/Power Up RECALL

Parameter	Donastistis	CY14	l lait	
	Description	Min	Max	Unit
t _{HRECALL} [12]	Power Up RECALL Duration		20	ms
t _{STORE} [13, 14]	STORE Cycle Duration		12.5	ms
V _{SWITCH}	Low Voltage Trigger Level		2.65	V
t _{VCCRISE}	VCC Rise Time	150		μS

Software Controlled STORE/RECALL Cycle [15, 16]

Parameter	Description	25 ns part		35 ns part		45 ns part		Unit
		Min	Max	Min	Max	Min	Max	Unit
t _{RC}	STORE/RECALL Initiation Cycle Time	25		35		45		ns
t _{AS}	Address Setup Time	0		0		0		ns
t _{CW}	Clock Pulse Width	20		25		30		ns
t _{GHAX}	Address Hold Time	1		1		1		ns
t _{RECALL}	RECALL Duration		50		50		50	μS
t _{SS} ^[17, 18]	Soft Sequence Processing Time		70		70		70	μS

Hardware STORE Cycle

Parameter	Description	CY14	Unit	
raiailletei	Description	Min	Max	Onit
t _{DELAY} [19]	Time allowed to complete SRAM Cycle	1	70	μs
t _{HLHX}	Hardware STORE Pulse Width	15		ns

^{11.} If WE is low when CE goes low, the outputs remain in the high impedance state.

12. t_{HRECALL} starts from the time V_{CC} rises above V_{SWITCH}.

13. If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE takes place.

^{14.} Industrial grade devices require 15 ms max.

^{15.} The software sequence is clocked with $\overline{\text{CE}}$ -controlled or $\overline{\text{OE}}$ -controlled READs.

^{16.} The six consecutive addresses must be read in the order listed in the Table 1, Mode Selection, on page 5. WE must be HIGH during all six consecutive cycles.

^{17.} This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register the command.


^{18.} Commands like STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.

^{19.} READ and WRITE cycles in progress before HSB are given this amount of time to complete.




Switching Waveforms

SRAM Read Cycle 1 (address controlled) [8, 9, 20]



SRAM Read Cycle 2 ($\overline{\text{CE}}$ controlled) [8, 20]




Note____ 20. HSB must remain HIGH during READ and WRITE cycles.




Switching Waveforms (continued)

SRAM Write Cycle 1 (WE controlled) [20, 21]



SRAM Write Cycle 2 (CE controlled)



Note

21. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be > V_{IH} during address transitions.



Switching Waveforms (continued)

Figure 3. AutoStore/Power Up RECALL





Figure 4. CE-Controlled Software STORE/RECALL Cycle [16]





Switching Waveforms (continued)

Figure 5. OE-Controlled Software STORE/RECALL Cycle [16]




Figure 6. Hardware STORE Cycle






Figure 7. Soft Sequence Processing [17, 18]





Part Numbering Nomenclature

CY 14 B 256 L - SZ 25 X C T



Ordering Information


All of the above mentioned parts are of "Pb-free" type. Shaded areas contain advance information. Contact your local Cypress sales representative for availability of these parts.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
25	CY14B256L-SZ25XCT	51-85127	32-pin SOIC	Commercial	
	CY14B256L-SP25XCT	51-85061	48-pin SSOP		
35	CY14B256L-SZ35XCT	51-85127	32-pin SOIC	Commercial	
	CY14B256L-SP35XCT	51-85061	48-pin SSOP		
45	CY14B256L-SZ45XCT	51-85127	32-pin SOIC	Commercial	
	CY14B256L-SP45XCT	51-85061	48-pin SSOP		
45	CY14B256L-SZ45XIT	51-85127	32-pin SOIC	Industrial	
	CY14B256L-SP45XIT	51-85061	48-pin SSOP		
	CY14B256L-SZ45XI	51-85127	32-pin SOIC		
	CY14B256L-SP45XI	51-85061	48-pin SSOP		



Package Diagrams

Figure 8. 32-pin (300-Mil) SOIC, 51-85127







Figure 9. 48-pin Shrunk Small Outline Package, 51-85061



AutoStore and QuantumTrap are registered trademarks of Simtek Corporation. All products and company names mentioned in this document are the trademarks of their respective holders.

Document #: 001-06422 Rev. *E Page 16 of 17

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

Document Title: CY14B256L, 256-Kbit (32K x 8) nvSRAM

Document Number: 001-06422					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	425138	See ECN	TUP	New Data Sheet	
*A	437321	See ECN	TUP	Show Data Sheet on External Web	
*B	471966	See ECN	TUP	Changed V _{IH(min)} from 2.2V to 2.0V Changed t _{RECALL} from 60 μs to 50 μs Changed Endurance from 1Million Cycles to 500K Cycles Changed Data Retention from 100 Years to 20 Years Added Soft Sequence Processing Time Waveform Updated Part Numbering Nomenclature and Ordering Information	
*C	503277	See ECN	PCI	Changed from "Advance" to "Preliminary" Changed the term "Unlimited" to "Infinite" Changed endurance from 500K cycles to 200K cycles Device operation: Tolerance limit changed from + 20% to + 15% in the "Features Section" and "Operating Range Table" Removed Icc ₁ values from the DC table for 25 ns and 35 ns industrial grade Changed $V_{SWITCH(min)}$ from 2.55V to 2.45V Added temperature spec. to data retention - 20 years at 55°C Changed the max value of Vcap storage capacitor from 120 μ F to 57 μ F Updated "Part Nomenclature Table" and "Ordering Information Table"	
*D	597004	See ECN	TUP	Removed $V_{SWITCH(min)}$ spec from the AutoStore/Power Up RECALL table Changed t_{GLAX} spec from 20 ns to 1 ns Added $t_{DELAY(max)}$ spec of 70 μ s in the Hardware STORE Cycle table Removed t_{HLBL} specification Changed t_{SS} specification form 70 μ s (min) to 70 μ s (max) Changed $V_{CAP(max)}$ from 57 μ F to 120 μ F	
*E	696097	See ECN	VKN	Added footnote 6 related to HSB Changed t _{GLAX} to t _{GHAX}	