

HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM

IDT7132SA/LA IDT7142SA/LA

FEATURES:

- High-speed access
 - Military: 25/35/55/100ns (max.)
 - Commercial: 25/35/55/100ns (max.)
 - Commercial: 20ns only in PLCC for 7132
- Low-power operation
 - IDT7132/42SA
 Active: 550mW (typ.)
 Standby: 5mW (typ.)
 - IDT7132/42LA
 Active: 550mW (typ.)
 Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132; BUSY input on IDT7142
- Battery backup operation —2V data retention
- TTL-compatible, single 5V ±10% power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing # 5962-87002
- Industrial temperature range (-40°C to +85°C) is available, tested to miliary electrical specifications


DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a standalone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



PIN CONFIGURATIONS (1,2)



NOTES:

1. All Vcc pins must be connected to the power supply.

2. All GND pins must be connected to the ground supply.

3. This text does not indicate orientation of the actual part-marking.

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Ιουτ	DC Output Current	50	50	mA
NOTES:				2692 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾


NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 2. 10ns maximum, and is limited to < 20mA for the period of VTERM > Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%
		•	8888 ILL 8



NOTES:

1. All Vcc pins must be connected to the power supply.

2. All GND pins must be connected to the ground supply.

3. This text does not indicate orientation of the actual part-marking.

RECOMMENDED **DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V
NOTES.					2692 tbl 03

NOTES

1. VIL (min.) = -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (Vcc = 5.0V ± 10%)

							7132 7142	X25 ⁽³⁾	714	2X35 2X35	7132 7142		-	2X100 2X100	
Symbol	Parameter	Test Conditions	Vers	ion	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE}L \text{ and } \overline{CE}R = VIL,$ Outputs open, $f = fMAX^{(4)}$	MIL. COM'L.	SA LA SA	— — 110	 250	110 110 110	280 220 220	80 80 80	230 170 165	65 65 65	190 140 155	65 65 65	190 140 155	mA
				LA	110	200	110	170	80	120	65	110	65	110	
ISB1	Standby Current (Both Ports - TTL	\overline{CE} L and \overline{CE} R = VIH, f = fMAX ⁽⁴⁾	MIL.	SA LA		_	30 30	80 60	25 25	80 60	20 20	65 45	20 20	65 45	mA
	Level Inputs)		COM'L.	. SA LA	30 30	65 45	30 30	65 45	25 25	65 45	20 20	65 35	20 20	55 35	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{"}A" = VIL \text{ and }$ $\overline{CE}^{"}B" = VIH^{(7)}$	MIL.	SA LA	_	_	65 65	160 125	50 50	150 115	40 40	125 90	40 40	125 90	mA
	Level Inputs)	Active Port Outputs Open, $f = fMAX^{(4)}$	COM'L.	. SA LA	65 65	165 125	65 65	150 115	50 50	125 90	40 40	110 75	40 40	110 75	
ISB3	Full Standby Current (Both Ports - All	$\frac{\overline{CE}L}{\overline{CE}R} \ge VCC - 0.2V,$	MIL.	SA LA	_	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs	$\label{eq:VIN_solution} \begin{split} & \text{VIN} \geq \text{VCC} \ \text{-}0.2 \text{V} \text{ or} \\ & \text{VIN} \leq 0.2 \text{V}, \text{f} = 0^{(5)} \end{split}$	COM'L.	. SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	
ISB4	Full Standby Current (One Port - All	$\frac{\overline{CE}}{\overline{CE}} A^{*} \leq 0.2V \text{ and}$ $\overline{CE} B^{*} \geq VCC - 0.2V^{(7)}$	MIL.	SA LA	_	_	60 60	155 115	45 45	145 105	40 40	110 85	40 40	110 80	mA
	CMOS Level Inputs)	$\label{eq:VIN_expansion} \begin{split} & \text{VIN} \geq \text{VCC} \text{ -}0.2 \text{V or} \\ & \text{VIN} \leq 0.2 \text{V}, \\ & \text{Active Port Outputs} \\ & \text{Open, } f = f\text{MAX}^{(4)} \end{split}$	COM'L.	. SA LA	60 60	155 115	60 60	145 105	45 45	110 85	40 40	100 70	40 40	95 70	

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.

3. Not available in DIP packages.

 At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

6. Vcc = 5V, TA=+25°C for Typ. and is not production tested. Vcc Dc = 100mA (Typ.)

7. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			7132	2SA	713	2LA		
			7142	2SA 7142LA				
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Max.	Unit	
11	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, VIN = 0V to Vcc	_	10	_	5	μA	
Ilo	Output Leakage Current ⁽¹⁾	Vcc = 5.5V, \overline{CE} = VIH, VOUT = 0V to Vcc	—	10	—	5	μA	
Vol	Output Low Voltage (I/O0-I/O7)	lol = 4mA	—	0.4	—	0.4	V	
Vol	Open Drain Output Low Voltage (BUSY, INT)	lol = 16mA	_	0.5	—	0.5	V	
Vон	Output High Voltage	Юн = -4mA	2.4	_	2.4	_	V	

NOTE:

1. At Vcc \leq 2.0V leakages are undefined.

2689 tbl 04

DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT7132 Min.	LA/IDT714 Typ.	2LA Max.	Unit
Vdr	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current	Vcc = 2.0V, $\overline{CE} \ge Vcc - 0.2V$	Mil.	—	100	4000	μA
		$V\textsc{in} \geq V\textsc{cc}$ -0.2V or $V\textsc{in} \leq 0.2V$	Com'l.	—	100	1500	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time			0	—	—	ns
tR ⁽³⁾	Operation Recovery Time]		trc ⁽²⁾	—	—	ns
OTES:							2692 tbl


NOTES:

1. Vcc = 2V, $T_A = +25^{\circ}C$, and is not production tested.

2. tRC = Read Cycle Time

3. This parameter is guaranteed but not production tested.

DATA RETENTION WAVEFORM



2692 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

2692 tbl 07







Figure 1. AC Output Test Load







(for tHz, tLz, twz, and tow) * Including scope and jig

2689 tbl 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		7132	X20 ⁽²⁾	7132X25 ⁽⁵⁾ 7142X25 ⁽⁵⁾				7132X55 7142X55		7132X100 7142X100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					-						
tRC	Read Cycle Time	20	_	25	_	35	_	55	_	100	_	ns
tAA	Address Access Time	—	20	—	25	—	35	—	55	_	100	ns
tACE	Chip Enable Access Time	-	20	—	25	-	35	—	55		100	ns
taoe	Output Enable Access Time		11	—	12	—	20	—	25	—	40	ns
tон	Output Hold From Address Change	3	_	3	_	3	_	3	_	10	—	ns
tLZ	Output Low-Z Time ^(1,4)	0	_	0	—	0	—	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,4)	-	10	—	10	-	15	-	25	-	40	ns
tPU	Chip Enable to Power Up Time ⁽⁴⁾	0	_	0	_	0	—	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾	—	20	—	25	—	35	—	50	—	50	ns

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage Output Test Load (Figure 2).


2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.

3. "X" in part numbers indicates power rating (SA or LA).

4. This parameter is guaranteed by device characterization, but is not production tested.

5. Not available in DIP packages.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE⁽¹⁾




NOTES:

1. $R/\overline{W} = V_{IH}$, $\overline{CE} = V_{IL}$, and is $\overline{OE} = V_{IL}$. Address is valid prior to the coincidental with \overline{CE} transition Low.

2. tBDD delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.

3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ⁽³⁾



NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .

2. Timing depends on which signal is deaserted first, OE or CE.

3. $R/\overline{W} = V_{H}$, and the address is valid prior to or coincidental with \overline{CE} transition Low.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7132	7132X20 ⁽²⁾		(25 ⁽⁶⁾	7132	2X35	713	2X55	7132	X100	
				7142X25 ⁽⁶⁾		7142X35		7142X55		7142X100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.		Min.	Max.	Min.	Max.	Unit
Write Cy	rcle											
twc	Write Cycle Time ⁽³⁾	20	—	25	—	35		55	_	100	—	ns
tew	Chip Enable to End of Write	15	—	20		30		40	_	90		ns
taw	Address Valid to End of Write	15	_	20	_	30	_	40		90	—	ns
tas	Address Set-up Time	0	—	0	_	0	_	0		0	—	ns
tWP	Write Pulse Width ⁽⁴⁾	15	_	15	_	25	_	30	Ι	55	—	ns
twr	Write Recovery Time	0	—	0	—	0	—	0		0	—	ns
tDW	Data Valid to End of Write	10	—	12	_	15	_	20	_	40		ns
tHZ	Output High Z Time ⁽¹⁾	—	10	—	10	—	15	—	25	—	40	ns
t dh	Data Hold Time	0		0		0		0	_	0		ns
twz	Write Enabled to Output in High Z ⁽¹⁾	_	10	_	10	_	15	_	30		40	ns
tow	Output Active From End of Write ⁽¹⁾	0	_	0	_	0	_	0	-	0	—	ns

NOTES:

2692 tbl 09

1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.

2. $0^\circ C$ to +70°C temperature range only, PLCC package only.

3. For Master/Slave combination, twc = tBAA + twp, since $R/\overline{W} = V_{IL}$ must occur after tBAA.

4. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

5. "X" in part numbers indicates power rating (SA or LA).

6. Not available in DIP packages.


CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

	Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
	CIN	Input Capacitance	VIN = 3dV	11	pF
Γ	Соит	Output Capacitance	VIN = 3dV	11	pF
N	IOTES:			26	692 tbl 10

1. This parameter is determined by device characterization but is not production tested.

2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.


TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)^(1,5,8)



2692 drw 09

2692 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tEW or tWP) of CE = VIL and R/W = VIL.
- 3. twe is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾

		7132	X20 ⁽¹⁾	7132	X25 ⁽⁸⁾	7132	2X35	7132	2X55	7132	X100	
				7142	X25 ⁽⁸⁾	7142	2X35	7142	2X55	7142X100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy T	iming (For Master IDT7130 Only)											
tbaa	BUSY Access Time from Address	_	20		20	_	20		30		50	ns
tBDA	BUSY Disable Time from Address		20		20	-	20		30		50	ns
tBAC	BUSY Access Time from Chip Enable	-	20	-	20	-	20	—	30	—	50	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20	—	20	_	30	_	50	ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	50		50	_	60		80		120	ns
twн	Write Hold After BUSY ⁽⁶⁾	12	_	15	_	20	_	20	_	20	_	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	—	35	—	35	—	35	_	55	_	100	ns
taps	Arbitration Priority Set-up Time ⁽³⁾	5	_	5	_	5	—	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	—	25		35	—	35	_	50	_	65	ns
Busy T	iming (For Slave IDT7140 Only)											
twв	Write to BUSY Input ⁽⁵⁾	0	_	0	_	0	_	0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁶⁾	12	_	15	_	20	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay ⁽²⁾	—	40	—	50	—	60	_	80	_	120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	—	30	_	35	_	35	_	55	_	100	ns
NOTES:		•		•		•		•				2689 tbl 11

1. Com'l Only, 0°C to +70°C temperature range. PLCC package only.

2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."

3. To ensure that the earlier of the two ports wins.

4. tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual), or tDDD - tDW (actual).


5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'...

6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

7. "X" in part numbers indicates power rating (S or L).

8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\text{BUSY}}^{(1,2,3)}$




NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142). 2. $\overline{CE}L = \overline{CE}R = VIL.$

2692 drw 11

- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF WRITE WITH BUSY⁽³⁾



2692 drw 12


NOTES:

1. twH must be met for both BUSY Input (IDT7142, slave) or Output (IDT7132, master).

2. BUSY is asserted on port 'B' blocking R/WB', until BUSY'B' goes High.


3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING ⁽¹⁾



2692 drw 13

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ⁽¹⁾



2692 drw 14

NOTES:

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.

2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7132 only).

TRUTH TABLES

TABLE I — NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	ĈĒ	ŌE	D0-7	Function
X	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
Х	Н	Х	Z	$\overline{CE}R = \overline{CE}L = VIH$, Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data Written Into Memory ⁽²⁾
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

NOTES:

1. A0L – A10L \neq A0R – A10R.

2. If $\overline{\text{BUSY}}$ = L, data is not written.

3. If $\overline{\text{BUSY}}$ = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		
CE∟	CER	A0L-A10L A0R-A10R	BUSYL ⁽¹⁾	BUSY _R ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

FUNCTIONAL DESCRIPTION

The IDT7132/IDT7142 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7132/IDT7142 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = VIL$). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

2654 tbl 12

2654 tbl 13

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/\overline{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins High. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7132/IDT7142 RAM in master mode, are pull-up type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

Pins BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSYx outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.

 ^{&#}x27;L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.

Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAM the busy pin is an output if the part is used as a master (M/S pin = VIH), and the busy pin is an input if the part used as a slave (M/S pin = VIL) as shown in Figure 4.




Figure 4. Busy and chip enable routing for both width and depth expansion with IDT7132 (Master) and IDT7142 (Slave) RAMs.

ORDERING INFORMATION

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

