Four Bit Universal Shift Register


The MC10141 is a four–bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip–flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

PD = 425 mW typ/pkg (No Load)


f_{Shift} = 200 MHz typ

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

MC10141



LOGIC DIAGRAM



TRUTH TABLE

INOTH INDEE									
SELECT			OUTPUTS						
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	Q2 _{n+1}	Q3 _{n+1}			
L	L	Parallel Entry	D0	D1	D2	D3			
L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR			
Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n			
Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n			

^{*}Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).



SHIFT FREQUENCY TEST CIRCUIT



MC10141

ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under Test	-30°C		+25°C			+85°C		1
Characteristic	Symbol		Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	8		112		82	102		112	mAdc
Input Current	linH	5 6 7 4		350 350 390 425			220 220 245 265		220 220 245 265	μAdc
	linL	12	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Voн	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	VOL	3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	VOHA (Note 1.)	3 3 3 3	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA (Note 1.)	3 3 3 3		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay Setup Time (t _{Setup}) Hold Time (t _{hold})	t ₄₊₃₊ t ₁₂₊₄₊ t ₁₀₊₄₊ t ₄₊₁₂₊	3 14 14 14	1.7 2.5 5.5 1.5	3.9	1.8 2.5 5.0 1.5	2.9	3.8	2.0 2.5 5.5 1.5	4.2	
Rise Time (20 to 80%)	t ₃₊	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6	
Fall Time (20 to 80%)	t3_	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6	
Shift Frequency	^f shift		150		150	200		150		MHz

^{1.} These tests to be performed in sequence as shown.

See shift frequency test circuit for test procedures.
 Reset to zero before performing test.
 Reset to one before performing test.

ELECTRICAL CHARACTERISTICS (continued)


				TEST VOL	TAGE VALU	JES (Volts)					
@ Test Temperature			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE				
–30°C			-0.890	-1.890	-1.205	-1.500	-5.2	1			
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1			
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1			
		Pin	TEST VOI	TEST VOLTAGE APPLIED TO PINS LISTED BELOW							
Characteristic		Jnder Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	P1	P2	Р3	(VCC) Gnd
Power Supply Drain Current	lΕ	8					8				1, 16
Input Current	l _{inH}	5 6 7 4	5 6 7 4				8 8 8				1, 16 1, 16 1, 16 1, 16
	l _{inL}	12	4,5,6,7,9, 10,11,13	12			8				1, 16
Output Voltage Logic 1	Vон	3	6				8	4			1, 16
Output Voltage Logic 0	V _{OL}	3					8	4			1, 16
Threshold Voltage Logic 1	VOHA (Note 1.)	3 3 3	6	Note 3. Note 3.	6	7	8 8 8	4	4	4	1, 16 1, 16 1, 16 1, 16
Threshold Voltage Logic 0	VOLA (Note 1.)	3 3 3 3	6	Note 4. Note 4.		6 7	8 8 8	4 4	4	4	1, 16 1, 16 1, 16 1, 16
Switching Times (50Ω Load)							-3.2 V				+2.0 V
Propagation Delay Setup TIme (t _{Setup}) Hold Time (t _{hold})	^t 4+3+ ^t 12+4+ ^t 10+4+ ^t 4+12+	3 14 14 14					8 8 8				1, 16 1, 16 1, 16 1, 16
Rise Time (20 to 80%)	t3+	3					8				1, 16
Fall Time (20 to 80%)	t3_	3					8				1, 16
Shift Frequency	^f shift		Note 2.				8				1, 16

See shift frequency test circuit for test procedures.
 Reset to zero before performing test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

^{4.} Reset to one before performing test.

OUTLINE DIMENSIONS




OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.750 0.785		19.05	19.93		
В	0.240 0.295		6.10	7.49		
С	0.200		_	5.08		
D	0.015 0.020		0.39 0.50			
Е	0.050	BSC	1.27 BSC			
F	0.055	5 0.065 1.		1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300	BSC	7.62 BSC			
M	0°	15°	0 °	15°		
N	0.020	0.020 0.040		1.01		



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740 0.770		18.80	19.55		
В	0.250 0.270		6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	F 0.040 0		1.02	1.77		
G	0.100 BSC		2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295 0.3		7.50	7.74		
M	0°	10°	0°	10 °		
S	0.020	0.020 0.040		1.01		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

