High－Speed CMOS Logic 8－Stage Synchronous Down Counters

## Features

－Synchronous or Asynchronous Preset
－Cascadable in Synchronous or Ripple Mode
－Fanout（Over Temperature Range）
－Standard Outputs 10 LSTTL Loads
－Bus Driver Outputs 15 LSTTL Loads
－Wide Operating Temperature Range ．．．$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
－Balanced Propagation Delay and Transition Times
－Significant Power Reduction Compared to LSTTL Logic ICs
－HC Types
－2V to 6V Operation
－High Noise Immunity：$N_{\text {IL }}=30 \%, N_{I H}=30 \%$ of $V_{C C}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
－HCT Types
－4．5V to 5．5V Operation
－Direct LSTTL Input Logic Compatibility， $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$（Max）， $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$（Min）
－CMOS Input Compatibility， $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$

## Ordering Information

| PART NUMBER | TEMP．RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE |
| :--- | :--- | :--- |
| CD54HC40103F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC40103E | -55 to 125 | 16 Ld PDIP |
| CD74HC40103M | -55 to 125 | 16 Ld SOIC |
| CD74HC40103MT | -55 to 125 | 16 Ld SOIC |
| CD74HC40103M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT40103E | -55 to 125 | 16 Ld PDIP |
| CD74HCT40103M | -55 to 125 | 16 Ld SOIC |
| CD74HCT40103MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT40103M96 | -55 to 125 | 16 Ld SOIC |

NOTE：When ordering，use the entire part number．The suffix 96 denotes tape and reel．The suffix T denotes a small－quantity reel of 250 ．

## Description

The＇HC40103 and CD74HCT40103 are manufactured with high speed silicon gate technology and consist of an 8－stage synchronous down counter with a single output which is active when the internal count is zero．The 40103 contains a single 8－bit binary counter．Each has control inputs for enabling or disabling the clock，for clearing the counter to its maximum count，and for presetting the counter either synchronously or asynchronously．All control inputs and the TC output are active－low logic．

In normal operation，the counter is decremented by one count on each positive transition of the CLOCK（CP）． Counting is inhibited when the $\overline{\mathrm{TE}}$ input is high．The TC output goes low when the count reaches zero if the TE input is low，and remains low for one full clock period．

When the $\overline{P E}$ input is low，data at the P0－P7 inputs are clocked into the counter on the next positive clock transition regardless of the state of the $\overline{T E}$ input．When the $\overline{P L}$ input is low，data at the P0－P7 inputs are asynchronously forced into the counter regardless of the state of the $\overline{\mathrm{PE}}, \mathrm{TE}$ ，or CLOCK inputs．Input P0－P7 represent a single 8－bit binary word for the 40103．When the MR input is low，the counter is asynchronously cleared to its maximum count of 25510 ， regardless of the state of any other input．The precedence relationship between control inputs is indicated in the truth table．

If all control inputs except $\overline{\mathrm{TE}}$ are high at the time of zero count，the counters will jump to the maximum count，giving a counting sequence of $100_{16}$ or $256_{10}$ clock pulses long．

The 40103 may be cascaded using the TE input and the TC output，in either a synchronous or ripple mode．These circuits possess the low power consumption usually associated with CMOS circuitry，yet have speeds comparable to low power Schottky TTL circuits and can drive up to 10 LSTTL loads．

## Pinout

| CD54HC40103 |
| :---: |
| (CERDIP) |

CD74HC40103, CD74HCT40103
(PDIP, SOIC)
TOP VIEW

## Functional Diagram

TRUTH TABLE

| CONTROL INPUTS |  |  |  | PRESET MODE | ACTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MR }}$ | $\overline{\text { PL }}$ | $\overline{\text { PE }}$ | $\overline{\text { TE }}$ |  |  |
| 1 | 1 | 1 | 1 | Synchronous | Inhibit Counter |
| 1 | 1 | 1 | 0 |  | Count Down |
| 1 | 1 | 0 | X |  | Preset On Next Positive Clock Transition |
| 1 | 0 | X | X | Asynchronously | Preset Asychronously |
| 0 | X | X | X |  | Clear to Maximum Count |

[^0]0 = Low Level.
X = Don't Care.
Clock connected to clock input.
Synchronous Operation: changes occur on negative-to-positive clock transitions.
Load Inputs: $\mathrm{MSB}=\mathrm{P} 7, \mathrm{LSB}=\mathrm{P} 0$.

CD54HC40103, CD74HC40103, CD74HCT40103

## Absolute Maximum Ratings

| DC Supply Voltage, $\mathrm{V}_{\mathrm{C}}$ | -0.5V to 7V |
| :---: | :---: |
| DC Input Diode Current, $\mathrm{I}_{\text {IK }}$ |  |
| For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | . $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Source or Sink Current per Output Pin, $\mathrm{I}_{0}$ |  |
| For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 25 \mathrm{~mA}$ |
| DC V ${ }_{\text {CC }}$ or Ground Current, ICC | $\pm 50 \mathrm{~mA}$ |

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

## Operating Conditions

| Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$ |  |
| HC Types | . 2 V to 6V |
| HCT Types | .4.5V to 5.5 V |
|  |  |
| Input Rise and Fall Time |  |
| 2 V | 1000ns (Max) |
| 4.5 V . | 500ns (Max) |
| 6 V | 400ns (Max) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & (\mathrm{~V}) \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | V ( V ) | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |

CD54HC40103, CD74HC40103, CD74HCT40103
DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \text { and } \\ \mathrm{GND} \end{gathered}$ | 0 | 5.5 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | $\Delta \mathrm{I}_{\mathrm{CC}}$ (Note 2) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
2. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

HCT Input Loading Table

| INPUT | UNIT LOADS (NOTE) |
| :---: | :---: |
| $\mathrm{PO}-\mathrm{P7}$ | 0.20 |
| $\overline{\mathrm{TE}}, \overline{\mathrm{MR}}$ | 0.40 |
| CP | 0.60 |
| $\overline{\mathrm{PE}}$ | 0.80 |
| $\overline{\mathrm{PL}}$ | 1.35 |

NOTE: Unit Load is $\Delta \mathrm{I}_{\mathrm{CC}}$ limit specified in DC Electrical Table, e.g.,
$360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.
Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | ${ }^{-55}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |
| CP Pulse Width | tw | 2 | 165 | - | - | 205 | - | 250 | - | ns |
|  |  | 4.5 | 33 | - | - | 41 | - | 50 | - | ns |
|  |  | 6 | 28 | - | - | 35 | - | 43 | - | ns |
| $\overline{\text { PL Pulse Width }}$ | tw | 2 | 125 | - | - | 155 | - | 190 | - | ns |
|  |  | 4.5 | 25 | - | - | 31 | - | 38 | - | ns |
|  |  | 6 | 21 | - | - | 26 | - | 32 | - | ns |

CD54HC40103, CD74HC40103, CD74HCT40103
Prerequisite for Switching Specifications (Continued)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-5^{\circ}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\overline{\text { MR Pulse Width }}$ | tw | 2 | 125 | - | - | 135 | - | 190 | - | ns |
|  |  | 4.5 | 25 | - | - | 31 | - | 38 | - | ns |
|  |  | 6 | 21 | - | - | 26 | - | 32 | - | ns |
| CP Max. Frequency (Note 3) | ${ }^{\text {f CP(MAX) }}$ | 2 | 3 | - | - | 2 | - | 2 | - | MHz |
|  |  | 4.5 | 15 | - | - | 12 | - | 10 | - | MHz |
|  |  | 6 | 18 | - | - | 14 | - | 12 | - | MHz |
| P to CP Set-up Time | tsu | 2 | 100 | - | - | 125 | - | 150 | - | ns |
|  |  | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
|  |  | 6 | 17 | - | - | 21 | - | 26 | - | ns |
| $\overline{\text { PE }}$ to CP Set-up Time | tsu | 2 | 75 | - | - | 95 | - | 110 | - | ns |
|  |  | 4.5 | 15 | - | - | 19 | - | 22 | - | ns |
|  |  | 6 | 13 | - | - | 16 | - | 19 | - | ns |
| $\overline{\text { TE }}$ to CP Set-up Time | tsu | 2 | 150 | - | - | 190 | - | 225 | - | ns |
|  |  | 4.5 | 30 | - | - | 38 | - | 45 | - | ns |
|  |  | 6 | 26 | - | - | 33 | - | 38 | - | ns |
| P to CP Hold Time | ${ }_{\text {th }}$ | 2 | 5 | - | - | 5 | - | 5 | - | ns |
|  |  | 4.5 | 5 | - | - | 5 | - | 5 | - | ns |
|  |  | 6 | 5 | - | - | 5 | - | 5 | - | ns |
| $\overline{\mathrm{TE}}$ to $\overline{\mathrm{CP}}$ Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 2 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  | 6 | 0 | - | - | 0 | - | 0 | - | ns |
| $\overline{\mathrm{MR}}$ to CP Removal Time | $t_{\text {REM }}$ | 2 | 50 | - | - | 65 | - | 75 | - | ns |
|  |  | 4.5 | 10 | - | - | 13 | - | 15 | - | ns |
|  |  | 6 | 9 | - | - | 11 | - | 13 | - | ns |
| $\overline{\mathrm{PE}}$ to $\overline{\mathrm{CP}}$ Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 2 | 2 | - | - | 2 | - | 2 | - | ns |
|  |  | 4.5 | 2 | - | - | 2 | - | 2 | - | ns |
|  |  | 6 | 2 | - | - | 2 | - | 2 | - | ns |

## HCT TYPES

| CP Pulse Width | tw | 4.5 | 35 | - | - | 44 | - | 53 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PL Pulse Width }}$ | tw | 4.5 | 43 | - | - | 54 | - | 65 | - | ns |
| $\overline{M R}$ Pulse Width | tw | 4.5 | 35 | - | - | 44 | - | 53 | - | ns |
| CP Max. Frequency (Note 3) | ${ }^{\text {f }} \mathrm{CP}$ (MAX) | 4.5 | 14 | - | - | 11 | - | 9 | - | MHz |
| P to CP Set-up Time | tsu | 4.5 | 24 | - | - | 30 | - | 36 | - | ns |
| $\overline{\text { PE }}$ to CP Set-up Time | tsu | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
| $\overline{\text { TE }}$ to CP Set-up Time | tsu | 4.5 | 40 | - | - | 50 | - | 60 | - | ns |
| P to CP Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 4.5 | 5 | - | - | 5 | - | 5 | - | ns |
| $\overline{\mathrm{TE}}$ to CP Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
| $\overline{\mathrm{MR}}$ to CP Removal Time | trem | 4.5 | 10 | - | - | 13 | - | 15 | - | ns |
| $\overline{\text { PE to }} \overline{\mathrm{CP}}$ Hold Time | tH | 4.5 | 2 | - | - | 2 | - | 2 | - | ns |

CD54HC40103, CD74HC40103, CD74HCT40103
Switching Specifications Input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{v}_{\mathrm{cc}}$(V) | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { тO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  | HC TYPES


| Propagation Delay <br> CP to any TC (Async Preset) | $\mathrm{t}_{\mathrm{PLH}},$$\mathrm{t}_{\mathrm{PHL}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 300 | - | 375 | - | 450 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 60 | - | 75 | - | 90 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 25 | - | - |  | - |  | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 51 | - | 64 | - | 77 | ns |
| CP to $\overline{\mathrm{TC}}$ (Sync Preset) | $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL }^{2} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 300 | - | 375 | - | 450 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 60 | - | 75 | - | 90 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 25 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 51 | - | 64 | - | 77 | ns |
| $\overline{\text { TE }}$ to $\overline{T C}$ | $\begin{aligned} & \hline \text { tPLH, }^{\text {t }} \\ & t_{\text {PHL }} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 200 | - | 250 | - | 300 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 17 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 34 | - | 43 | - | 51 | ns |
| $\overline{\text { PL }}$ to TC | $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL }^{2} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 275 | - | 345 | - | 415 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 55 | - | 69 | - | 83 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 23 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 47 | - | 59 | - | 71 | ns |
| $\overline{\mathrm{MR}}$ to $\overline{\mathrm{TC}}$ | ${ }^{\text {tpLH, }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 275 | - | 345 | - | 415 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 55 | - | 69 | - | 83 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 23 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 47 | - | 59 | - | 71 | ns |
| Output Transition Time | ${ }_{\text {t }}^{\text {TLH }}$, $\mathrm{t}_{\text {THL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Input Capacitance | $\mathrm{C}_{1}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 10 | - | 10 | - | 10 | pF |
|  | ${ }_{\text {f MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 25 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 4, 5) | $\mathrm{C}_{\text {PD }}$ | - | 5 | - | 25 | - | - | - | - | - | pF |

HCT TYPES

| Propagation Delay CP to TC (Async Preset) | tple, ${ }^{\text {tpHL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 60 | - | 75 | - | 90 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 25 | - | - | - | - | - | ns |
| $\overline{\mathrm{CE}}$ to TC (Sync Preset) | $t_{\text {PLH, }}$ <br> ${ }^{\text {tpHL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 63 | - | 79 | - | 95 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 26 | - | - | - | - | - | ns |
| $\overline{\text { TE }}$ to TC | $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 50 | - | 63 | - | 75 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 21 | - | - | - | - | - | ns |
| $\overline{\text { PL }}$ to $\overline{\mathrm{TC}}$ | tpLh,$\mathrm{t}_{\mathrm{PHL}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 68 | - | 85 | - | 102 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 28 | - | - | - | - | - | ns |

## Switching Specifications Input $t_{r}, t_{f}=6 n s \quad$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\overline{\mathrm{MR}}$ to $\overline{\mathrm{TC}}$ | tpLH, tphL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 55 | - | 69 | - | 83 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 23 | - | - | - | - | - | ns |
| Output Transition Time | ${ }_{\text {t }}$ HLL, ${ }_{\text {t }}$ LLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 10 | - | 10 | - | 10 | pF |
| CP Maximum Frequency | ${ }_{\text {max }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 25 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 4, 5) | CPD | - | 5 | - | 27 | - | - | - | - | - | pF |

NOTES:
3. Noncascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enables (PE or TE)-to-clock SET UP TIMES, and count enables ( $\overline{\mathrm{PE}}$ or $\overline{\mathrm{TE}}$ )-to-clock HOLD TIMES determine maximum clock frequency. For example, with these HC devices:

4. $\mathrm{C}_{\text {PD }}$ is used to determine the dynamic power consumption, per package.
5. $P_{D}=V_{C C}{ }^{2} f_{i}+C_{L} V_{C C}{ }^{2} f_{o}$ where $f_{i}=$ Input Frequency, $C_{L}=$ Output Load Capacitance, $V_{C C}=$ Supply Voltage, $f_{0}=$ Output Frequency.

## Timing Diagrams



FIGURE 1.

## Test Circuits and Waveforms



FIGURE 2.


FIGURE 4.


FIGURE 6.


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{M A X}$, input duty cycle $=50 \%$.
FIGURE 8. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 3.


FIGURE 5.


FIGURE 7.


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $\mathrm{f}_{\mathrm{MAX}}$, input duty cycle $=50 \%$. FIGURE 9. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { e Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9055301EA | ACTIVE | CDIP | $J$ | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| 5HC40103F3AS228 | OBSOLETE | CDIP | J | 16 |  | TBD | Call TI | Call TI |
| CD54HC40103F | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD54HC40103F3A | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD74HC40103E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC40103EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC40103M | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC40103M96 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC40103M96E4 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC40103ME4 | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC40103MT | ACTIVE | SOIC | D | 16 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC40103MTE4 | ACTIVE | SOIC | D | 16 | 250 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT40103EE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT40103M | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103M96 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103M96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br})$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103ME4 | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103MT | ACTIVE | SOIC | D | 16 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT40103MTE4 | ACTIVE | SOIC | D | 16 | 250 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the Tl part(s) at issue in this document sold by TI to Customer on an annual basis.

J ( $\mathrm{R}-\mathrm{GDIP}-\mathrm{T} * *$ )
CERAMIC DUAL IN-LINE PACKAGE
14 LEADS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length ( $\operatorname{Dim} A$ ).
(D) The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012 variation AC.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |

## Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265


[^0]:    1 = High Level.

