捷多邦,专业PC**SN54ABT4660**加**SN2**4ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

SN54ABT16601 . . . WD PACKAGE SN74ABT16601 . . . DGG OR DL PACKAGE (TOP VIEW)



Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16601 is characterized for operation from –40°C to 85°C.

TEXAS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997

FUNCTION TABLE[†]

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB A		В			
Х	Н	Х	Х	Χ	Z			
Х	L	Н	Χ	L	L			
Х	L	Н	Χ	Н	Н			
Н	L	L	Χ	Χ	в ₀ ‡			
Н	L	L	Χ	Χ	В ₀ ‡ В ₀ ‡			
L	L	L	\uparrow	L	L			
L	L	L	\uparrow	Н	Н			
L	L	L	L	Χ	в ₀ ‡			
L	L	L	Н	Χ	В ₀ ‡ В ₀ §			


[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

 $[\]$ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} Input voltage range, V_{I} (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V_{O} Current into any output in the low state, I_{O} : SN54ABT16601 SN74ABT16601	0.5 V to 7 V 0.5 V to 5.5 V 96 mA 128 mA 18 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54ABT	Г16601	SN74AB1	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V
VIH	V _{IH} High-level input voltage		2		2		V
V _{IL}	V _{IL} Low-level input voltage			0.8		0.8	V
٧ _I	V _I Input voltage		0	Vcc	0	VCC	V
loh	IOH High-level output current			-24		-32	mA
loL	OL Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	Т	A = 25°C	;	SN54AB	T16601	SN74AB1	Г16601	UNIT			
PAI	RAMETER	1251 CO	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII			
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V			
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5					
\ \/		$V_{CC} = 5 V$	$I_{OH} = -3 \text{ mA}$	3			3		3					
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V			
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2					
VOL		V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V			
VOL			$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V			
V _{hys}					100						mV			
1.	Control inputs	V _{CC} = 5.5 V,	V _I = V _{CC} or GND			±1		±1		±1	μΑ			
li .	A or B ports		VCC = 5.5 V,	VCC = 3.5 V,	VCC = 3.5 V,	VCC = 3.5 V,	1 = 100 01 011D			±20**		±100		±20
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ			
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА			
I _O ‡		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	- 50	-180	-50	-180	mA			
I _{OZH} §		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			10		10		10	μΑ			
l _{OZL} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ			
		V _{CC} = 5.5 V,	Outputs high		1.9	3		2		3				
Icc	A or B ports	$I_{O} = 0$,	Outputs low		28	36		35		36	mA			
		$V_I = V_{CC}$ or GND	Outputs disabled		1.6	3		2		3				
Aloo¶.		V _{CC} = 5.5 V, One i				50				50	μΑ			
∆lcc¶		Other inputs at VC	C or GND					1.5			mA			
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF			
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$	/		9						pF			

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} This limit applies only to the SN74ABT16601.

[†] All typical values are at V_{CC} = 5 V. ‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] The parameters IOZH and IOZL include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54ABT16601		SN74AB1	Г16601	UNIT
				MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency			0	150	0	150	MHz
	Dulas duration	LEAB or LEBA high	LEAB or LEBA high			2.5		no
ιW	t _W Pulse duration	CLKAB or CLKBA high or low	3		3		ns	
		A before CLKAB↑ or B before CLKBA↑	4.6		4			
	Catua tima	A hofered FAR Lord Refered FRA L	CLK high	2.5		2.5		ns
^l su	Setup time	CLK low		1.3		1		115
		CLKEN before CLK↑		2.9		2.5		
		A after CLKAB↑ or B after CLKBA↑		0.4		0		
th	t _w Pulse duration LEAB or LEBA high CLKAB or CLKBA high or low A before CLKAB↑ or B before CLKBA A before LEAB↓ or B before LEBA↓ CLKEN before CLK↑ A after CLKAB↑ or B after CLKBA↑	A after LEAB↓ or B after LEBA↓	A after LEAB↓ or B after LEBA↓			2		ns
			0		0			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN5	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	V _{CC} = 5 V, T _A = 25°C			MIN MAX	
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
t _{PLH}	A or B	B or A	1.5	2.5	4.1	1	4.6	ns
t _{PHL}		BUIA	1.5	3.4	4.7	1	5.1	115
t _{PLH}	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	ns
t _{PHL}	LEAD OF LEBA	BUIA	2	3.7	5	1	5.5	115
tPLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	ns
^t PHL	CLKAB OF CLKBA	BULA	1.5	3.2	4.4	1	5	115
^t PZH	OEAB or OEBA	B or A	2	4	5	1	5.7	no
tPZL		BULK	2	4.2	5.6	1	6	ns
t _{PHZ}	OEAB or OEBA	B or A	2	4.5	5.8	1	6.8	ns
t _{PLZ}	OEAD OF OEBA	BUIA	1.5	3.4	5.3	1	6.3	115


SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN MAX		UNIT
			MIN	TYP	MAX			MHz ns
f _{max}			150	200		150		MHz
^t PLH	A or B	B or A	1.5	2.5	3.6	1.5	4	no
^t PHL		D OI A	1.5	3.4	4.7	1.5	4.9	115
^t PLH	LEAB or LEBA	B or A	2	3.4	4.7	2	5	no
^t PHL		D OI A	2	3.7	5	2	5.2	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1.5	4.7	ne
^t PHL	CLKAB OF CLKBA	BULK	1.5	3.2	4.4	1.5	4.6	115
^t PZH	OEAB or OEBA	B or A	2	4	5	2	5.5	ne
t _{PZL}		BULK	2	4.2	5.6	2	5.8	ns
^t PHZ	OFAR as OFRA	B or A	2	4.5	5.4	2	6.2	nc
^t PLZ	OEAB or OEBA	BUIA	1.5	3.4	4.7	1.5	5.4	ns

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated