

SBVS009A - JANUARY 1998 - REVISED OCTOBER 2003

# **PWM SOLENOID/VALVE DRIVER**

## **FEATURES**

- HIGH OUTPUT DRIVE: 2.7A
- WIDE SUPPLY RANGE: +8V to +60V
- COMPLETE FUNCTION
   PWM Output
   Internal 24kHz Oscillator
   Digital Control Input
   Adjustable Delay and Duty Cycle
   Over/Under Current Indicator
- FULLY PROTECTED
   Thermal Shutdown with Indicator Internal Current Limit
- POWER PACKAGES: 7-Lead TO-220 and 7-Lead Surface-Mount DDPAK

# DESCRIPTION

The DRV102 is a high-side power switch employing a pulse-width modulated (PWM) output. Its rugged design is optimized for driving electromechanical devices such as valves, solenoids, relays, actuators, and positioners. The DRV102 is also ideal for driving thermal devices such as heaters and lamps. PWM operation conserves power and reduces heat rise in the device, resulting in higher reliability. In addition, adjustable PWM allows fine control of the power delivered to the load. Time from dc output to PWM output is externally adjustable.

# **APPLICATIONS**

• ELECTROMECHANICAL DRIVER:

Solenoids Positioners


Actuators High Power Relays/Contactors

Valves Clutches/Brakes

- SOLENOID OVERHEAT PROTECTORS
- FLUID AND GAS FLOW CONTROLLERS
- PART HANDLERS
- ELECTRICAL HEATERS/COOLERS
- MOTOR SPEED CONTROLLERS
- INDUSTRIAL CONTROL
- FACTORY AUTOMATION
- MEDICAL ANALYSIS
- PHOTOGRAPHIC PROCESSING

The DRV102 can be set to provide a strong initial closure, automatically switching to a "soft" hold mode for power savings. Duty cycle can be controlled by a resistor, analog voltage, or digital-to-analog converter for versatility. A flag output indicates thermal shutdown and over/under current limit. A wide supply range allows use with a variety of actuators.

The DRV102 is available in 7-lead staggered TO-220 package and a 7-lead surface-mount DDPAK plastic power package. It operates from -55°C to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


# **SPECIFICATIONS**

At  $T_C$  = +25°C,  $V_S$  = +24V, load = series diode MUR415 and 100 $\Omega$ , and 4.99k $\Omega$   $\overline{\text{Flag}}$  pull-up to +5V, unless otherwise noted.

		DRV102T, F			
PARAMETER	CONDITIONS	MIN	MIN TYP MAX		
ОИТРИТ					
Output Saturation Voltage, Source	I <sub>O</sub> = 1A		+1.7	+2.2	V
	I <sub>O</sub> = 0.1A		+1.3	+1.7	V
Current Limit	_	2	2.7	3.4	Α
Under-Scale Current			16		mA
Leakage Current	Output Transistor Off, $V_S = +60V$ , $V_O = 0V$		±0.01	±2	mA
DIGITAL CONTROL INPUT(1)					
V <sub>CTR</sub> Low (output disabled)		0		+1.2	V
V <sub>CTR</sub> High (output enabled)		+2.2		Vs	V
I <sub>CTR</sub> Low (output disabled)	$V_{CTR} = 0V$		-80 <sup>(2)</sup>	l o	μΑ
I <sub>CTR</sub> High (output enabled)	$V_{CTR} = +5V$		20(2)		μA
Propagation Delay: On-to-Off	CIK -		0.9		μs
Off-to-On			1.8		μs
DELAY TO PWM <sup>(3)</sup>	dc to PWM Mode				•
Delay Equation <sup>(4)</sup>	do to 1 VVIII Mode	Delay t	to PWM $\approx C_D \bullet$	106 (C <sub>D</sub> in F)	s
Delay Time	$C_D = 0.1 \mu F$	80	97	110	ms
Minimum Delay Time <sup>(5)</sup>	$C_D = 0$		15		μs
DUTY CYCLE ADJUST	-				<u> </u>
Duty Cycle Range			10 to 90		%
Duty Cycle Accuracy	49% Duty Cycle, $R_{PWM} = 25.5$ kΩ		±1	±7	%
vs Supply Voltage	49% Duty Cycle, V <sub>S</sub> = 8V to 60V		±1	±5	%
Nonlinearity <sup>(6)</sup>	20% to 80% Duty Cycle		±2		% FSR
DYNAMIC RESPONSE					74 1 411
Output Voltage Rise Time	$V_{O} = 10\% \text{ to } 90\% \text{ of } V_{S}$		0.25	2.5	μs
Output Voltage Fall Time	$V_{O} = 10\% \text{ to } 30\% \text{ of } V_{S}$ $V_{O} = 90\% \text{ to } 10\% \text{ of } V_{S}$		0.25	2.5	μs μs
Oscillator Frequency	V <sub>0</sub> = 30% to 10% or V <sub>S</sub>	19	24	29	μ3 kHz
FLAG		10		20	IXI IZ
	20kO Dull Up to 15\/ 1 145A	.,	.40		V
Normal Operation Fault <sup>(7)</sup>	20kΩ Pull-Up to +5V, $I_0$ < 1.5A	+4	+4.9	.0.4	V V
Sink Current	Sinking 1mA		+0.2	+0.4	-
	$V_{\overline{FLAG}} = 0.4V$		5.2		mA
Under-Current Flag: Set Reset			11		μs
			5.2		μs
Over-Current Flag: Set Reset			11.5		μs
			11.5		μs
THERMAL SHUTDOWN					
Junction Temperature			.405		00
Shutdown			+165		°C
Reset from Shutdown			+150		°C
POWER SUPPLY					
Specified Operating Voltage			+24		V
Operating Voltage Range		+8	1 _	+60	V
Quiescent Current	I <sub>O</sub> = 0	1	6.5	9	mA
TEMPERATURE RANGE					
Specified Range		<b>–</b> 55	1	+125	°C
Storage Range		-55	1	+125	°C
Thermal Resistance, $\theta_{ extsf{JC}}$			1		
7-Lead DDPAK, 7-Lead TO-220			3		°C/W
Thermal Resistance, $\theta_{JA}$			1		
7-Lead DDPAK, 7-Lead TO-220	No Heat Sink		65		°C/W

NOTES: (1) Logic high enables output (normal operation). (2) Negative conventional current flows out of the terminals. (3) Constant dc output to PWM (pulse-width modulated) time. (4) Maximum delay is determined by an external capacitor. Pulling the Delay Adjust pin low corresponds to an infinite (continuous) delay. (5) Connecting the Delay Adjust pin to +5V reduces delay time to  $3\mu s$ . (6)  $V_{IN}$  at pin 3 to percent of duty cycle at pin 6. (7) A fault results from over-temperature, over-current, or under-current conditions.

#### **CONNECTION DIAGRAMS**



#### **ABSOLUTE MAXIMUM RATINGS(1)**

Supply Voltage, V <sub>S</sub>	60V
Input Voltage	0.2V to V <sub>S</sub>
PWM Adjust Input	0.2V to V <sub>S</sub> (24V max)
Delay Adjust Input	0.2V to V <sub>S</sub> (24V max)
Operating Temperature Range	55°C to +125°C
Storage Temperature Range	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)(2)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Vapor-phase or IR reflow techniques are recommended for soldering the DRV102F surface-mount package. Wave soldering is not recommended due to excessive thermal shock and "shadowing" of nearby devices.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


### **PACKAGE/ORDERING INFORMATION**

For the most current package and ordering information, see the Package Ordering Addendum at the end of this data sheet.

## **PIN DESCRIPTIONS**


PIN#	NAME	DESCRIPTION
Pin 1	Input	The input is compatible with standard TTL levels. The device output becomes enabled when the input voltage is driven above the typical switching threshold, 1.7V. Below this level, the output is disabled. With no connection to the pin, the input level rises to 3.4V. Input current is $20\mu$ A when driven high and $80\mu$ A with the input low. The input may be driven to the power supply (V <sub>S</sub> ) without damage.
Pin 2	Delay Adjust	This pin sets the duration of the initial 100% duty cycle before the output goes into PWM mode. Leaving this pin floating results in a delay of approximately 15 $\mu$ s, which is internally limited by parasitic capacitance. Minimum delay may be reduced to less than 3 $\mu$ s by tying the pin to 5V. This pin connects internally to a 3 $\mu$ A current source from V <sub>S</sub> and to a 3V threshold comparator. When the pin voltage is below 3V, the output device is 100% on. The PWM oscillator is not synchronized to the Input (pin 1), so the first pulse may be extended by any portion of the programmed duty cycle.
Pin 3	Duty Cycle Adjust (PWM)	Internally, this pin connects to the input of a comparator and a $19 \mathrm{k}\Omega$ resistor to ground. It is driven by a $200 \mu A$ current source from V <sub>S</sub> . The voltage at this node linearly sets the duty cycle. Duty cycle can be programmed with a resistor, analog voltage, or output of a D/A converter. The active voltage range is from 0.55V to 3.7V to facilitate the use of single-supply control electronics. At 0.56V (or R <sub>PWM</sub> = 4.4k $\Omega$ ), duty cycle is near 90%. Swing to ground should be limited to no lower than 0.1V. PWM frequency is a constant 24kHz.
Pin 4	Ground	This pin is electrically connected to the package tab. It must be connected to system ground for the DRV102 to function. It carries the 6.5mA quiescent current.
Pin 5	Vs	This is the power supply pin. Operating range is +8V to +60V.
Pin 6	Out	The output is the emitter of a power npn with the collector connected to $V_S$ . Low power dissipation in the DRV102 is obtained by low saturation voltage and fast switching transitions. Rise time is less than 250ns, fall time depends on load impedance. A flyback diode is $(D_1)$ needed with inductive loads to conduct the load current during the off cycle. The external diode should be selected for low forward voltage. The internal clamp diode provides protection but should not be used to conduct load currents. An additional diode $(D_2)$ , located in series with Out pin, is required for inductive loads.
Pin 7	Flag	Normally high (active low), the Flag signals either an over-temperature, over-current, or under-current fault. The over/under-current flags are true only when the output is on (constant dc output or the "on" portion of PWM mode). A thermal fault (thermal shutdown) occurs when the die surface reaches approximately 165°C and latches until the die cools to 150°C. Its output requires a pull-up resistor. It can typically sink two milliamps, sufficient to drive a low-current LED.


## **LOGIC BLOCK DIAGRAM**





# TYPICAL PERFORMANCE CURVES


At  $T_C = +25^{\circ}C$  and  $V_S = +24V$ , unless otherwise noted.




















# TYPICAL PERFORMANCE CURVES (CONT)


At  $T_C = +25^{\circ}C$  and  $V_S = +24V$ , unless otherwise noted.




















# TYPICAL PERFORMANCE CURVES (CONT)


At  $T_C = +25^{\circ}C$  and  $V_S = +24V$ , unless otherwise noted.













## **BASIC OPERATION**

The DRV102 is a high-side, bipolar power switch employing a pulse-width modulated (PWM) output for driving electromechanical and thermal devices. Its design is optimized for two types of applications: a two-state driver (open/close) for loads such as solenoids and actuators, and a linear driver for valves, positioners, heaters, and lamps. Its wide supply range, adjustable delay to PWM mode, and adjustable duty cycle make it suitable for a wide range of applications. Figure 1 shows the basic circuit connections to operate the DRV102. A 0.1µF bypass capacitor is shown connected to the power supply pin.

The Input (pin 1) is compatible with standard TTL levels. Input voltages between +2.2V and +5.5V turn the device output on, while pulling the pin low (0V to +1.2V), shuts the DRV102 output off. Input current is typically  $80\mu A$ .

Delay Adjust (pin 2) and Duty Cycle Adjust (pin 3) allow external adjustment of the PWM output signal. The Delay Adjust pin can be left floating for minimum delay to PWM mode (typically 15µs) or a capacitor can be used to set the delay time. Duty cycle of the PWM output can be controlled by a resistor, analog voltage, or D/A converter. Figure 1b provides an example timing diagram with the Delay Adjust

pin connected to  $0.1\mu F$  and duty cycle set for 25%. See the "Delay Adjust" and "Duty Cycle Adjust" text for equations and further explanation.

Ground (pin 4) is electrically connected to the package tab. This pin must be connected to system ground for the DRV102 to function. This serves as the DRV102 reference ground.

The load (solenoid, valve, etc.) is connected between the output (pin 6) and ground. For an inductive load, an external flyback diode ( $D_1$  in Figure 1a) across the output is required. The diode serves to maintain the hold force during PWM operation. Depending on the application, the flyback diode should be placed near the DRV102 or close to the solenoid (see "Flyback Diode" text). The device's internal clamp diode, connected between the output and ground, should not be used to carry load current. When driving inductive loads, an additional diode in series with the out pin,  $D_2$ , is required (see "Series Diode" text).

The  $\overline{\text{Flag}}$  (pin 7) provides fault status for under-current, over-current, and thermal shutdown conditions. This pin is active low with pin voltage typically +0.2V during a fault condition. A small value capacitor may be needed between  $\overline{\text{Flag}}$  and ground for noisy applications.




FIGURE 1. Basic Circuit Connections and Timing Diagram.



## APPLICATIONS INFORMATION

#### **POWER SUPPLY**

The DRV102 operates from a single +8V to +60V supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Performance Curves.

#### **CONNECTIONS TO LOAD**

The PWM switching voltage and currents can cause electromagnetic radiation. Proper physical layout of the load current will help minimize radiation. Load current flows from the DRV102 output terminal to the load and returns through the ground return path. This current path forms a loop. To minimize radiation, make the area of the enclosed loop as small as possible. Twisted pair leading to the load is excellent. If the ground return current must flow through a chassis ground, route the output current line directly over the chassis surface in the most direct path to the load.

#### FLYBACK DIODE LOCATION

Physical location of the flyback diode may affect electromagnetic radiation. With most solenoid loads, inductance is large enough that load current is virtually constant during PWM operation. When the switching transistor is off, load current flows though the flyback diode. If the flyback diode is located near the DRV102 (Figure 2a), the current flowing in long lines to the load is virtually constant. If the flyback diode is, instead, located directly across the load (Figure 2b), pulses of current must flow from the DRV102 to the distant load. While theory seems to favor placing the diode at the DRV102 output (constant current in the long lines), indi-




FIGURE 2. Location of External Flyback Diode.

vidual situations may defy logic; if one location seems to create noise problems, try the other.

#### SERIES DIODE FOR INDUCTIVE LOADS

An additional bias diode, located in series with the output, is required when driving inductive loads. Any silicon diode, such as the 1N4002, appropriately rated for current will work. The diode biases the emitter of the internal power device such that it can be fully shut off during the "off" portion of the PWM cycle. Note that the voltage at the load drops below ground due to the flyback diode. If it is not used, apparent leakage current can rise to hundreds of milliamps, resulting in unpredictable operation and thermal shutdown.

#### **ADJUSTABLE INITIAL 100% DUTY CYCLE**

A unique feature of the DRV102 is its ability to provide an initial constant dc output (100% duty cycle) and then switch to PWM mode to save power. This function is particularly useful when driving solenoids which have a much higher pull-in current requirement than hold current requirement.

The duration of this constant dc output (before PWM output begins) can be externally and independently controlled with a capacitor connected from Delay Adjust (pin 2) to ground according to the following equation:

Delay Time 
$$\approx C_D \cdot 10^6$$
 (time in seconds,  $C_D$  in Farads)

Leaving the Delay Adjust pin open results in a constant output time of approximately 15µs. The duration of this initial output can be reduced to less than 3µs by connecting the pin to 5V. Table I provides examples of desired "delay" times (constant output before PWM mode) and the appropriate capacitor values or pin connection.

CONSTANT OUTPUT DURATION (Delay Time to PWM Mode)	C <sub>D</sub>		
3μs	Pin Connected to 5V		
15μs	Pin Open		
97μs	100pF		
0.97ms	1nF		
97ms	0.1μF		

TABLE I. Delay Adjust Pin Connections.

The internal Delay Adjust circuitry is composed of a  $3\mu A$  current source and a 3V comparator as shown in Figure 3. Thus, when the pin voltage is less than 3V, the output device is 100% on (dc output mode).




FIGURE 3. Simplified Circuit Model of the Delay Adjust Pin.

#### ADJUSTABLE DUTY CYCLE

The DRV102's externally adjustable duty cycle provides an accurate means of controlling power delivered to the load. Duty cycle can be set from 10% to 90% with an external resistor, analog voltage, or the output of a D/A converter. Reduced duty cycle results in reduced power dissipation. This keeps the DRV102 and load cooler, resulting in increased reliability for both devices. PWM frequency is a constant 24kHz.

## **Resistor-Controlled Duty Cycle**

Duty cycle is independently programmed with a resistor  $(R_{PWM})$  connected between the Duty Cycle Adjust pin and ground. Increased resistor values correspond to decreased duty cycles. Table II provides resistor values for typical duty cycles. Resistor values for additional duty cycles can be obtained from Figure 4. For reference purposes, the equation for calculating  $R_{PWM}$  is included in Figure 4.

DUTY CYCLE	RESISTOR <sup>(1)</sup> $R_{PWM}$ (k $\Omega$ )	VOLTAGE <sup>(2)</sup> V <sub>PWM</sub> (V)
10	536	3.67
20	137	3.31
30	66.5	2.91
40	39.2	2.49
50	24.9	2.07
60	16.2	1.66
70	10.5	1.26
80	6.65	0.88
90	4.42	0.56

NOTES: (1) Resistor values listed are nearest 1% standard values. (2) Do not drive pin below 0.1V. For additional values, see "Duty Cycle vs Voltage" typical performance curve.

TABLE II. Duty Cycle Adjust.  $T_A = +25$ °C,  $V_S = +24$ V.




FIGURE 4. R<sub>PWM</sub> versus Duty Cycle.

### **Voltage-Controlled Duty Cycle**

Duty cycle can also be programmed with an analog voltage,  $V_{PWM}$ . With  $V_{PWM} \approx 0.5V$ , duty cycle is 100%. Increasing this voltage results in decreased duty cycles. For 0% duty cycle,  $V_{PWM}$  is approximately 4V. Table II provides  $V_{PWM}$  values for typical duty cycles. See the "Duty Cycle vs Voltage" typical performance curve for additional duty cycle values.

The Duty Cycle Adjust pin should not be driven below 0.1V. If the voltage source used can go between 0.1V and ground, a  $1k\Omega$  series resistor between the voltage source and the Duty Cycle Adjust pin (Figure 5) is required to limit swing. If the pin is driven below 0.1V, the output will be unpredictable.




FIGURE 5. Using a Voltage Source to Program Duty Cycle.

The DRV102's internal 24kHz oscillator sets the PWM period. This frequency is not externally adjustable. Duty Cycle Adjust (pin 3) is internally driven by a  $200\mu A$  current source and connects to the input of a comparator and a  $19k\Omega$  resistor as shown in Figure 6. The DRV102's PWM control design is inherently monotonic. That is, a decreased voltage (or resistor value) always produces an increased duty cycle.




FIGURE 6. Simplified Circuit Model of the Duty Cycle Adjust Pin.

#### STATUS FLAG

Flag (pin 7) provides fault indication for under-current, over-current, and thermal shutdown conditions. During a fault condition, Flag output is driven low (pin voltage typically drops to 0.2V). A pull-up resistor, as shown in Figure 7, is required to interface with standard logic. A small value capacitor may be needed between Flag and ground in noisy applications.

Figure 7 gives an example of a non-latching fault monitoring circuit, while Figure 8 provides a latching version. The Flag pin can sink several milliamps, sufficient to drive external logic circuitry or an LED (Figure 9) to indicate when a fault has occurred. In addition, the Flag pin can be used to turn off other DRV102's in a system for chain fault protection.




FIGURE 7. Non-Latching Fault Monitoring Circuit.




FIGURE 8. Latching Fault Monitoring Circuit.




FIGURE 9. LED to Indicate Fault Condition.

#### **Over/Under Current Fault**

An over-current fault occurs when the output current exceeds the current limit. All units are guaranteed to drive 2A without current limiting. Typically, units will limit at 2.7A. The status flag is not latched. Since current during PWM mode is switched on and off, the flag output will be modulated with PWM timing (see flag waveforms in the Typical Performance Curves).

An under-current fault occurs when the output current is below the under-scale current threshold (typically 16mA). For example, this function indicates when the load is disconnected. Again, the flag output is not latched, so an undercurrent condition during PWM mode will produce a flag output that is modulated by the PWM waveform. An initial, brief under-current flag normally appears driving inductive loads and may be avoided by adding a parallel resistor sufficient to move the initial current above the under-current threshold. Avoid adding capacitance to pin 6 (Out) as it may cause momentary current limiting.

#### **Over-Temperature Fault**

A thermal fault occurs when the die reaches approximately 165°C, producing a similar effect as pulling the input low. Internal shutdown circuitry disables the output and resets the Delay Adjust pin. The Flag is latched in the low state (fault condition) until the die has cooled to approximately 150°C. A thermal fault can occur in any mode of operation. Recovery from thermal fault will start in delay mode (constant dc output).



#### **PACKAGE MOUNTING**

Figure 10 provides recommended PCB layouts for both the TO-220 and DDPAK power packages. The tab of both packages is electrically connected to ground (pin 4). It may be desirable to isolate the tab of TO-220 package from its mounting surface with a mica (or other film) insulator (see Figure 11). For lowest overall thermal resistance, it is best to isolate the entire heat sink/DRV102 structure from the mounting surface rather than to use an insulator between the semiconductor and heat sink.

For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit board copper area. Increasing the copper area improves heat dissipation. Figure 12 shows typical thermal resistance from junction-to-ambient as a function of the copper area.

#### POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. Power dissipation is equal to the product of




FIGURE 10. TO-220 and DDPAK Solder Footprints.




FIGURE 11. TO-220 Thermal Resistance versus Aluminum Plate Area.




FIGURE 12. DDPAK Thermal Resistance versus Circuit Board Copper Area.

output current times the voltage across the conducting output transistor times the duty cycle. Power dissipation can be minimized by using the lowest possible duty cycle necessary to assure the required hold force.

#### THERMAL PROTECTION

Power dissipated in the DRV102 will cause the junction temperature to rise. The DRV102 has thermal shutdown circuitry that protects the device from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the driver but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than 40°C above the maximum expected ambient condition of your application. This produces a junction temperature of 125°C at the maximum expected ambient condition.

The internal protection circuitry of the DRV102 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the DRV102 into thermal shutdown will degrade reliability.

#### **HEAT SINKING**

Most applications will not require a heat sink to assure that the maximum operating junction temperature (125°C) is not exceeded. However, junction temperature should be kept as

low as possible for increased reliability. Junction temperature can be determined according to the equation:

$$T_{J} = T_{A} + P_{D}\theta_{JA} \tag{1}$$

where, 
$$\theta_{IA} = \theta_{IC} + \theta_{CH} + \theta_{HA}$$
 (2)

 $T_J$  = Junction Temperature (°C)

 $T_A$  = Ambient Temperature (°C)

 $P_D$  = Power Dissipated (W)

 $\theta_{IC}$  = Junction-to-Case Thermal Resistance (°C/W)

 $\theta_{CH}$  = Case-to-Heat Sink Thermal Resistance (°C/W)

 $\theta_{\rm HA}$  = Heat Sink-to-Ambient Thermal Resistance (°C/W)

 $\theta_{\rm JA}$  = Junction-to-Air Thermal Resistance (°C/W)

Figure 13 shows maximum power dissipation versus ambient temperature with and without the use of a heat sink. Using a heat sink significantly increases the maximum power dissipation at a given ambient temperature as shown.




FIGURE 13. Maximum Power Dissipation versus Ambient Temperature.



The difficulty in selecting the heat sink required lies in determining the power dissipated by the DRV102. For dc output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor times the duty cycle. Other loads are not as simple. Once power dissipation for an application is known, the proper heat sink can be selected.

#### **Heat Sink Selection Example**

A TO-220 package's maximum dissipation is 2 Watts. The maximum expected ambient temperature is 80°C. Find the proper heat sink to keep the junction temperature below 125°C.

Combining Equations 1 and 2 gives:

$$T_{J} = T_{A} + P_{D}(\theta_{JC} + \theta_{CH} + \theta_{HA})$$
 (3)

 $T_J$ ,  $T_A$ , and  $P_D$  are given.  $\theta_{JC}$  is provided in the Specifications table, 3°C/W.  $\theta_{CH}$  can be obtained from the heat sink manufacturer. Its value depends on heat sink size, area, and material used. Semiconductor package type, mounting screw torque, insulating material used (if any), and thermal joint compound used (if any) also affect  $\theta_{CH}$ . A typical  $\theta_{CH}$  for a TO-220 mounted package is 1°C/W. Now we can solve for  $\theta_{HA}$ :

$$\theta_{HA} = \frac{T_{J} - T_{A}}{P_{D}} - (\theta_{JC} + \theta_{CH})$$

$$\theta_{HA} = \frac{125^{\circ}C - 80^{\circ}C}{2W} - (3^{\circ}C/W + 1^{\circ}C/W) = 18.5^{\circ}C/W$$
(4)

To maintain junction temperature below 125°C, the heat sink selected must have a  $\theta_{\rm HA}$  less than 18.5°C/W. In other words, the heat sink temperature rise above ambient must be less than 37°C (18.5°C/W • 2W). For example, at 2 Watts Thermalloy model number 6030B has a heat sink temperature rise of about 33°C above ambient, which is below the 37°C required in this example. Figure 13 shows power dissipation versus ambient temperature for a TO-220 package with a 6030B heat sink.

Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower  $\theta_{CA}$  ( $\theta_{CH} + \theta_{HA}$ ) dramatically. Heat sink manufacturers provide thermal data for both of these cases. For additional information on determining heat sink requirements, consult Application Bulletin AB-038.

As mentioned earlier, once a heat sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.



# **APPLICATION CIRCUITS**




FIGURE 14. Fluid Flow Control System.




FIGURE 15. Instrument Light Dimmer Circuit.




FIGURE 16. 4-20mA Input to PWM Output.






FIGURE 17. Improved Switching Time When Driving Multiple Loads.




FIGURE 18. (a) Constant Temperature Controller. (b) Improved Accuracy Constant Temperature Controller.




FIGURE 19. Constant Speed Motor Control.




FIGURE 20. DC Motor Speed Control Using AC Tachometer.




FIGURE 21. Constant Current Output Drive.




FIGURE 22. Three-Phase Stepper Motor Driver Provides High-Stepping Torque.




FIGURE 23. Soft-Start Circuit for Incandescent Lamps and Other Sensitive Loads.





## PACKAGE OPTION ADDENDUM

31-Oct-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Pa	ackage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DRV102F	OBSOLETE	DDPAK	KTW	7		TBD	Call TI	Call TI
DRV102F/500	ACTIVE	DDPAK	KTW	7	500	TBD	CU SNPB	Level-3-220C-168 HR
DRV102FKTWT	ACTIVE	DDPAK	KTW	7	50	TBD	CU SNPB	Level-3-220C-168 HR
DRV102T	ACTIVE	TO-220	ΚV	7	49	TBD	CU SNPB	Level-NA-NA-NA

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### KTW (R-PSFM-G7)

#### PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Lead width and height dimensions apply to the plated lead.


- D. Leads are not allowed above the Datum B.
- E. Stand-off height is measured from lead tip with reference to Datum B.

Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".

G. Cross-hatch indicates exposed metal surface.

Falls within JEDEC MO–169 with the exception of the dimensions indicated.





NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Lead dimensions are not controlled within this area.
- D. All dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265