

FAIRCHILD

SEMICONDUCTOR

- 18555

July 1988 Revised August 2000 00351 Low Power Hex D-Type Flip-Flop

100351 Low Power Hex D-Type Flip-Flop

General Description

The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs (CP_a and CP_b) and common Master Reset (MR) input. Data enters a master when both CP_a and CP_b are LOW and transfers to the slave when CP_a and CP_b (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 k Ω pull-down resistors.

Features


- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Available to industrial grade temperature range

Ordering Code:

Order Number	Package Number	Package Description
100351SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100351PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100351QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100351QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)


Devises also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagrams

24-Pin DIP/SOIC



Pin Descriptions

Pin Names	Description
D ₀ -D ₅	Data Inputs
D ₀ –D ₅ CP _a , CP _b	Common Clock Inputs
MR	Asynchronous Master Reset Input
$Q_0 - Q_5$	Data Outputs
$\overline{Q}_0 - \overline{Q}_5$	Complementary Data Outputs



100351

Truth Tables (Each Flip-flop)

Synchronous Operation

-,											
	Inp	uts		Outputs							
D _n	CPa	CPb	MR	Q _n (t+1)							
L	~	L	L	L							
н	~	L	L	Н							
L	L	~	L	L							
н	L	~	L	Н							
Х	Н	~	L	Q _n (t)							
Х	~	Н	L	Q _n (t)							
Х	L	L	L	Q _n (t)							

Asynchronous Operation

	Inp	Outputs		
D _n	CPa	CPb	MR	Q _n (t+1)
Х	Х	Х	Н	L




L = LOW Voltage Level

X = Don't Care

t = Time before CP positive transition

t+1 = Time after CP positive transition

Logic Diagram



Absolute Maximum Ratings(Note 1)

$-65^{\circ}C$ to $+150^{\circ}C$
+150°C
-7.0V to +0.5V
V _{EE} to +0.5V
–50 mA
≥2000V

Recommended Operating Conditions

Case	Temperature	(T _C)
------	-------------	-------------------

Commercial Industrial 0°C to +85°C -40°C to +85°C

-5.7V to -4.2V

Supply Voltage (V_{EE})

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	IIIV	or V _{IL} (Min)	50Ω to $-2.0V$	
V _{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min)	Loading with	
V _{OLC}	Output LOW Voltage			-1610	IIIV	or V _{IL} (Max)	50Ω to $-2.0V$	
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs		
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs		
IIL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)		
I _{IH}	Input HIGH Current							
	MR			350				
	D ₀ -D ₅			240	μΑ	$V_{IN} = V_{IH}$ (Max)		
	CP _a , CP _b			350				
IEE	Power Supply Current	-129		-62	mA	Inputs OPEN		

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP AC Electrical Characteristics

 $V_{FF} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C =	= 0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$	Units	Conditions						
Symbol	Farameter	Min	Max	Min	Max	Min	Max	onits	Conditions					
f _{MAX}	Toggle Frequency	375		375		375		MHz	Figures 2, 3					
t _{PLH}	Propagation Delay	0.80	2.00	0.80	2.0	0.90	2.10	ns	Figures 1, 3					
t _{PHL}	CP _a , CP _b to Output	0.80	2.00	0.00	2.0	0.90	2.10	115	rigules 1, 5					
t _{PLH}	Propagation Delay	1.10	2.30	1.10	2.30	1.20	2.40	ns	Figures 1, 4					
t _{PHL}	MR to Output	1.10	2.30	1.10	2.30	1.20	2.40	115	Figures 1, 4					
t _{TLH}	Transition Time	0.35	1.20	0.35	1.20	0.35	1 20	ns	Figures 1, 3					
t _{THL}	20% to 80%, 80% to 20%	0.35	1.20	0.35	1.20	0.35	1.20	115	rigules 1, 5					
t _S	Setup Time													
	D ₀ -D ₅	0.40		0.40		0.40		ns	Figure 5					
	MR (Release Time)	1.60		1.60		1.60			Figure 4					
t _H	Hold Time	0.00	0.00	0.90	0.80	0.90	0.90		0.80		0.80			Figuro F
	D ₀ -D ₅	0.80		0.80		0.80		ns	Figure 5					
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		0.00			Figures 3, 4					
	CP _a , CP _b , MR	2.00		2.00		2.00		ns						

100351

Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C =	= 0°C	T _C = -	+25°C	T _C =	+85°C	Units	Conditions
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Units	
f _{MAX}	Toggle Frequency	375		375		375		MHz	Figures 2, 3
t _{PLH}	Propagation Delay	0.80	1.80	0.80	1.80	0.90	1.90	ns	Figures 1, 3
t _{PHL}	CP _a , CP _b to Output	0.00	1.00	0.00	1.00	0.90	1.90	115	Figures 1, 3
t _{PLH}	Propagation Delay	1.10	2.10	1.10	2.10	1.20	2.20	ns	Figures 1, 4
t _{PHL}	MR to Output	1.10	2.10	1.10	2.10	1.20	2.20	115	Tigules 1, 4
t _{TLH}	Transition Time	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to 20%	0.45	1.70	0.45	1.00	0.45	1.70	115	rigules 1, 5
t _S	Setup Time								
	D ₀ -D ₅	0.30		0.30		0.30		ns	Figure 5
	MR (Release Time)	1.50		1.50		1.50			Figure 4
t _H	Hold Time	0.80		0.80		0.80		ns	Figure 5
	D ₀ -D ₅	0.00		0.00		0.00		115	rigule 5
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4
	CP _a , CP _b , MR	2.00		2.00		2.00		115	Tigules 5, 4
t _{OSHL}	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		220		220		220	ps	(Note 4)
	Clock to Output Path								
t _{OSLH}	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		210		210		210	ps	(Note 4)
	Clock to Output Path								
t _{OST}	Maximum Skew Opposite Edge								PLCC only
	Output-to-Output Variation		240		240		240	ps	(Note 4)
	Clock to Output Path								
t _{PS}	Maximum Skew								PLCC only
	Pin (Signal) Transition Variation		230		230		230	ps	(Note 4)
	Clock to Output Path								

Note 4: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Industrial Version

PLCC DC Electrical Characteristics

V_{EE} =-4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = 0°C to +85°C (Note 5)

Symbol	Parameter	T _C = -	–40°C	$T_C = 0^\circ$ t	to +85°C	Units	Conditions	
Symbol	Farameter	Min	Max	Min	Max	Units	Conditions	
V _{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V _{IN} =V _{IH} (Max) Loading with	
V _{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	IIIV	or V _{IL} (Min) 50Ω to -2.0°	
V _{OHC}	Output HIGH Voltage	-1095		-1035		mV	V _{IN} = V _{IH} (Min) Loading with	
V _{OLC}	Output LOW Voltage		-1565		-1610	mv	or V _{IL} (Max) 50Ω to -2.0°	
V _{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal	
							for All Inputs	
VIL	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal	
							for All Inputs	
I _{IL}	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL}$ (Min)	
IIH	Input HIGH Current							
	MR		350		350			
	D ₀ -D ₅		240		240	μA	V _{IN} = V _{IH} (Max)	
	CP _a , CP _b		350		350			
I _{EE}	Power Supply Current	-129	-62	-129	-62	mA	Inputs OPEN	

Note 5: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics

Symbol	Parameter	T _C = -	–40°C	T _C = -	$T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$	+85°C	Units	Conditions	
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Units	Conditions
f _{MAX}	Toggle Frequency	375		375		375		MHz	Figures 2, 3
t _{PLH}	Propagation Delay	0.80	1.80	0.80	1.80	0.90	1.90	ns	Figures 1, 3
t _{PHL}	CP _a , CP _b to Output	0.80	1.00	0.00	1.60	0.90	1.90	115	rigules 1, 5
t _{PLH}	Propagation Delay	1.10	2.10	1.10	2.10	1.20	2.20	ns	Figures 1, 4
t _{PHL}	MR to Output	1.10	2.10	1.10	2.10	1.20	2.20	115	rigules 1, 4
t _{TLH}	Transition Time	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to 20%	0.45	1.70	0.45	1.00	0.45	1.70	ns	Figures 1, 5
t _S	Setup Time								
	D ₀ -D ₅	0.60		0.30		0.30		ns	Figure 5
	MR (Release Time)	2.20		1.50		1.50			Figure 4
t _H	Hold Time	0.60		0.90		0.90		ns	Figure 5
0	D ₀ -D ₅	0.80		0.90		0.90		115	rigule 5
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4
	CP _a , CP _b , MR	2.00		2.00		2.00		115	Figures 3, 4

