

FAIRCHILD

SEMICONDUCTOR

October 1989

Revised August 2000

00354 Low Power 8-Bit Register with Cut-Off Drivers

100354 Low Power 8-Bit Register with Cut-Off Drivers

General Description

The 100354 contains eight D-type edge triggered, master/ slave flip-flops with individual inputs (D_n) , true outputs (Q_n) , a clock input (CP), an <u>output</u> enable pin (\overline{OEN}), and a common clock enable pin (\overline{CEN}). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the \overline{CEN} input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.

A Q output follows its D input when the $\overline{\text{OEN}}$ pin is LOW. A HIGH on $\overline{\text{OEN}}$ holds the outputs in a cut-off state. The cutoff state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The 100354 outputs are designed to drive a doubly terminated 50 Ω transmission line (25 Ω load impedance). All inputs have 50 k Ω pull-down resistors.

Features

- Cut-off drivers
- Drives 25Ω load
- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range




Ordering Code:

and the second se		
Order Number	Package Number	Package Description
100354PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100354QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100354QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
CEN	Clock Enable Input
СР	Clock Input (Active Rising Edge)
OEN	Output Enable Input
Q ₀ –Q ₇	Data Outputs






100354 Truth Table

	Outputs					
D _n	D _n CEN CP OEN					
L	L	~	L	L		
Н	L	~	L	Н		
Х	Х	L	L	NC		
Х	Х	Н	L	NC		
Х	Н	Х	L	NC		
Х	Х	Х	Н	Cutoff		

Logic Diagram



01061013

Absolute Maximum Ratings(Note 1)

Storage Temperature (T _{STG})	
Maximum Junction Temperature (T _J)	
V _{EE} Pin Potential to Ground Pin	
Input Voltage (DC)	
Output Current (DC Output HIGH)	
ESD (Note 2)	

-65°C to +150°C
+150°C
-7.0V to +0.5V
V _{EE} to +0.5V
-100 mA
≥2000V

Recommended Operating Conditions

Case	Temperature	(T _C)
------	-------------	-------------------

Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Supply Voltage (V _{EE})	-5.7V to -4.2V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

 $\mathsf{V}_{EE}=-4.2\mathsf{V}$ to $-5.7\mathsf{V},\,\mathsf{V}_{CC}=\mathsf{V}_{CCA}=GND,\,\mathsf{T}_{C}=0^\circ\mathsf{C}$ to +85°C

Symbol	Parameter	Min	Тур	Max	Units	Con	ditions
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH (Max)}	Loading with
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mv	or V _{IL (Min)}	25 Ω to –2.0V
V _{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH (Min)}$	Loading with
V _{OLC}	Output LOW Voltage			-1610	IIIV	or V _{IL (Max)}	25 Ω to –2.0V
V _{OLZ}	Cutoff LOW Voltage			-1950	mV	$V_{IN} = V_{IH}$ (Min)	OEN = HIGH
						or V _{IL} (Max)	
VIH	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signa	I for All Inputs
VIL	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signa	I for All Inputs
IIL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL (Min)}$	
I _{IH}	Input HIGH Current			240	μΑ	V _{IN} = V _{IH (Max)}	
I _{EE}	Power Supply Current					Inputs Open	
		-202		-105	mA	$V_{EE} = -4.2V$ to $-4.8V$	
		-209		-105		$V_{EE} = -4.2V$ to $-5.7V$	

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

100354

100354

Commercial Version (Continued) DIP AC Electrical Characteristics V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T _C =	= 0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$		Units	Conditions
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Conditions
f _{MAX}	Toggle Frequency	250		250		250		MHz	Figures 1, 4
t _{PLH} t _{PHL}	Propagation Delay CP to Output	1.40	3.00	1.40	3.00	1.50	3.10	ns	Figures 1, 4 (Note 4)
t _{PZH}	Propagation Delay	1.60	4.20	1.60	4.20	1.60	4.20		Figures 3, 7
t _{PHZ}	OEN to Output	1.00	2.70	1.00	2.70	1.00	2.70	ns	(Note 4)
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 4
t _S	Setup Time D _n <u>CEN</u> (Disable Time) <u>CEN</u> (Release Time)	1.10 0.40 1.10		1.10 0.40 1.10		1.10 0.40 1.10		ns	Figures 2, 5
t _H	Hold Time D _n	0.10		0.10		0.10		ns	Figures 1, 6
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 1, 4

Note 4: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

PLCC AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		T _C = +25°C		$T_C = +85^{\circ}C$		Units	Conditions
Symbol	i alameter	Min	Max	Min	Max	Min	Max	onita	Conditions
MAX	Toggle Frequency	250		250		250		MHz	Figures 1, 4
PLH	Propagation Delay	1.40	2.80	1.40	2.80	1.50	2.90	ns	Figures 1, 4
PHL	CP to Output	1.40	2.00	1.40	2.00	1.50	2.90	115	(Note 5)
PZH	Propagation Delay	1.60	4.00	1.60	4.00	1.60	4.00	ns	Figures 3, 7
PHZ	OEN to Output	1.00	2.50	1.00	2.50	1.00	2.50	115	(Note 5)
TLH	Transition Time	0.45	1.90	0.45	1.90	0.45	1.90		Figures 4 4
THL	20% to 80%, 80% to 20%	0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 4
6	Setup Time								
	D _n	1.00		1.00		1.00			
	CEN (Disable Time)	0.30		0.30		0.30		ns	Figures 2, 5
	CEN (Release Time)	1.00		1.00		1.00			
н	Hold Time	0.00		0.00		0.00			Figures 4. C
	D _n	0.00		0.00		0.00		ns	Figures 1, 6
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 1, 4
	CP	2.00		2.00		2.00		115	1 iguies 1, 4
OSHL	Maximum Skew Common Edge								
	Output-to-Output Variation		280		280		280	ps	(Note 6)
	Clock to Output Path								
OSLH	Maximum Skew Common Edge								
	Output-to-Output Variation		340		340		340	ps	(Note 6)
	Clock to Output Path								
OST	Maximum Skew Opposite Edge								
	Output-to-Output Variation		340		340		340	ps	(Note 6)
	Clock to Output Path								
PS	Maximum Skew								
	Pin (Signal) Transition Variation		250		250		250	ps	(Note 6)
	Clock to Output Path								

aged device. The specifications apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Industrial Version

PLCC DC Electrical Characteristics (Note 7)

 $v_{EE}{=}{-}4.2V$ to ${-}5.7V,~v_{CC}{=}~v_{CCA}{=}~GND,~T_{C}{=}{-}40^{\circ}C$ to ${+}85^{\circ}C$

Symbol	Parameter	T _C = -	-40°C	$T_C = 0^\circ$ t	to +85°C	Units	Conditions		
Gymbol		Min	Max	Min	Max	Units			
V _{OH}	/ _{OH} Output HIGH Voltage		-870	-1025	-870	mV	V _{IN} =V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mv	or V _{IL} (Min)	50Ω to -2.0V	
V _{OHC}	Output HIGH Voltage	-1095		-1035		mV	V _{IN} = V _{IH} (Min)	Loading with	
V _{OLC}	Output LOW Voltage		-1565		-1610	mv	or V _{IL} (Max)	50 Ω to –2.0V	
V _{OLZ}	Cutoff LOW Voltage		-1900		-1950	mV	V _{IN} = V _{IH} (Min)	OEN = HIGH	
							or V _{IL} (Max)		
V _{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal		
							for All Inputs		
V _{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW S	ignal	
							for All Inputs		
IIL	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL}$ (Min)		
I _{IH}	Input HIGH Current		240		240	μΑ	V _{IN} = V _{IH} (Max)		
I _{EE}	Power Supply Current						Inputs Open		
		-202	-105	-202	-105	mA	$V_{EE} = -4.2V$ to -4.8	V	
		-209	-105	-209	-105		$V_{EE} = -4.2V$ to -5.7	v	

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter		T _C = -	-40°C	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
	rarameter		Min	Max	Min	Max	Min	Max	Onits	Conditions
f _{MAX}	Toggle Frequency	:	250		250		250		MHz	Figures 1, 4
t _{PLH}	Propagation Delay		1.40	2.80	1.40	2.80	1.50	2.90		Figures 1, 4
t _{PHL}	CP to Output		1.40	2.00	1.40	2.80	1.50	2.90	ns	(Note 8)
t _{PZH}	Propagation Delay	1	1.50	4.10	1.60	4.00	1.60	4.00	ns	Figures 3, 5
t _{PHZ}	OEN to Output	1	1.00	2.50	1.00	2.50	1.00	2.50	115	(Note 8)
t _{TLH}	Transition Time	(0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 4
t _{THL}	20% to 80%, 80% to 20%		J.40	1.90	0.45	1.90	0.45	1.90	115	Figures 1, 4
t _S	Setup Time									
	D _n	1	1.00		1.00		1.00			
	CEN (Disable Time)	(0.30		0.30		0.30		ns	Figures 2, 5
	CEN (Release Time)	1	1.00		1.00		1.00			
t _H	Hold Time	(0.00		0.00		0.00		ns	Figures 1, 6
		D _n	5.00		0.00		0.00		115	i iguies 1, 0
t _{PW} (H)	Pulse Width High		2.00		2.00		2.00		ns	Figures 1, 4
		CP	2.00		2.00		2.00		115	1 190105 1, 4

Note 8: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

