- Inputs Are TTL-Voltage Compatible
- Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic.

The SN54HCT04 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT04 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, N, and PW packages.


logic diagram (positive logic)








SN54HCT04 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCLS042B - JULY 1986 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see No	te 1) ±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	je 127°C/W
N packag	le 78°C/W
PW pack	age 170°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HCT04			SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	ONIT	
Vсс	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V	
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0		0.8	0		0.8	V	
٧ı	Input voltage		0		VCC	0		VCC	V	
Vo	Output voltage		0		VCC	0		VCC	V	
t _t	Input transition (rise and fall) time		0		500	0		500	ns	
TA	Operating free-air temperature		-55		125	-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	Voc	T	A = 25°C	;	SN54H	ICT04	SN74H	ICT04	UNIT
PARAMETER	1231 00	NDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	\/ı = \/!!	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VOH	VI = VIH or VIL	I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		V
Val	\/ı - \/ or \/	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	VI = VIH or VIL	I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33]
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			2		40		20	μΑ
∆I _{CC} ‡	One input at 0.5 V Other inputs at 0 or		5.5 V		1.4	2.4		3		2.9	mA
C _i			4.5 V to 5.5 V		3	10		10		10	pF

 $[\]ddagger$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	T _A = 25°C		SN54HCT04		SN74HCT04		UNIT						
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT						
+ .	Δ.	Y	4.5 V		14	20		30		25	no						
^t pd	A		'	'	'	'	· ·		'	5.5 V		13	18		27		23
4.		V	4.5 V		9	15		22		19	20						
ιt		ī	5.5 V		8	14		20		17	ns						

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per inverter	No load	20	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com