查询CD4054B供应商

IEXAS NSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS048

CMOS Liquid-Crystal Display Drivers

High-Voltage Types (20-Volt Rating)

- CD4054B 4-Segment Display Driver CD4055B - BCD to 7-Segment Decoder/Driver with "Display-Frequency" Output
- CD4056B BCD to 7-Segment Decoder/Driver with Strobed-Latch Function

CD4055B and CD4056B types are single-digit BCD-to-7-segment decoder/driver circuits that provide level-shifting functions on the chip. This feature permits the BCD input-signal swings (VDD to VSS) to be the same as or different from the 7-segment output-signal swings (VDD to VEE). For example, the BCD input-signal swings (VDD to V_{SS}) may be as small as 0 to -3 V, where as the output-display drive-signal swing (VDD to VEE) may be as large as from 0 to $-15\overline{V}$. If V_{DD} to V_{EE} exceeds 15 V, V_{DD} to V_{SS} should be at least 4V (0 to -4V).

The 7-segment outputs are controlled by the DISPLAY-FREQUENCY (DF) input which causes the selected segment outputs to be low, high, or a square-wave output (for liquid-crystal displays). When the DF input is low the output segments will be high when selected by the BCD inputs. When the DF input is high, the output segments will be low when selected by the BCD inputs. When a square-wave is present at the DF input, the selected segments will have a square-wave output that is 180° out of phase with the DF input. Those segments which are not selected will have a squarewave output that is in phase with the input. DF square-wave repetition rates for liquidcrystal displays usually range from 30 Hz (well above flicker rate) to 200 Hz (well below the upper limit of the liquid-crystal frequency response). The CD4055B provides a level-shifted high-amplitude DF output which is required for driving the common electrode in liquid-crystal displays. The CD4056B provides a strobed-latch function at the BCD inputs. Decoding of all input combinations on the CD4055B and CD4056B provides displays of 0 to 9 as well as L, P, H, A, -, and a blank position.

The CD4054B provides level shifting similar to the CD4055B and CD4056B independently strobed latches, and common DF control on 4 signal lines. The CD4054B is intended to provide drive-signal compatibility with the CD4055B and CD4056B 7-segment decoder types for the decimal point, colon, polarity, and similar display lines. A level-shifted high-amplitude DF output can be obtained from any CD4054B output line by connect-



CD4054B, CD4055B, CD4056B Types

捷多邦,专业PCB打样工厂,24小时加急出货

RCD

NPUTS)

Features:

- Operation of liquid crystals with CMOS circuits provides ultra-low-power displays
- Equivalent ac output drive for liquidcrystal displays - no external capacitor required
- Voltage doubling across display, e.g. VDD - VEE = 18 V results in effective 36 V p-p drive across selected display seaments
- Low- or high-output level dc drive for other types of displays
- On-chip logic-level conversion for different input- and output-level swings
- Full decoding of all input combinations: 0-9, L, H, P, A,-, and blank positions
- Strobed-latch function—CD4054B Series and CD4056B Series
- DISPLAY-FREQUENCY (DF) output for liquid-crystal common-line drive signal CD4055B Series (CD4054B Series also: see introductory text)
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):


2.5 V at V_{DD} = 15 V 5-V, 10-V, and 15-V parametric ratings


Applications

- General-purpose displays
- Calculators and meters
- Wall and table clocks
- Industrial control panels
- Portable lab instruments
- Panel meters
- Auto dashboard displays
- Appliance control panels


ing the corresponding input and strobe lines to a low and high level, respectively and applying a square wave to DFIN. The CD4054B may also be utilized for logic-level "up conversion" or "down conversion". For example, input-signal swings (VDD to VSS) from +5 to 0 V can be converted to outputsignal swings (VDD to VFF) of +5 to -5 V. The level-shifted function on all three types permits the use of different input- and output-signal swings. The input swings from a low level of VSS to a high level of VDD while the output swings from a low level of VEE to the same high level of VDD. Thus, the input and output swings can be selected independently of each other over a 3-to-18 V range. VSS may be connected to VEE when no level-shift function is required.

For the CD4054B and CD4056B, data are





CD40548 Terminal Assignment



9205-24486

CD4055B Terminal Assignment

transferred from input to output by placing a high voltage level at the strobe input. A low voltage level at the strobe input latches the data input and the corresponding output segments remain selected (or non-selected) while the strobe is low.

Whenever the level-shifting function is required, the CD4055B can be used by itself to drive a liquid-crystal display (Fig.16 and Fig.20). The CD4056B, however, must be used together with a CD4054B to provide the common DF output (Fig.19). The capability of extending the voltage swing on the negative end (this voltage cannot be extended on the positive end) can be used to advantage in the setup of Fig.18. Fig.17 is common to all three types.

The CD4054B-, CD4055B-, and CD4056Bseries types are available in 16-lead ceramic dual-in-line packages (D and F suffixes), 16lead plastic packages (E suffix), and in chip form (H suffix).

CD4054B, CD4055B, CD4056B Types

Vee

Vop

Vss




Fig.1 -- CD4054B functional diagram.




Fig.3 - CD4056B functional diagram.

CD4054B TRUTH TABLE

TRUTH TABLE FOR CD4055B and CD4056B


Fig.2 - CD4055B functional diagram.

DF	IN	ST	OUT
0	0	1	0
1	0	1	1
0	1	1	1
1	1	1	0
Х	Х	0	•

X = Don't Care.

*Depends upon the input mode previously applied when ST = 1.

1	NPU	r co	DE					DISPLAY CHARAC-					
2 ³	22	21	20		а	ь	c	d	е	f	9		TER
0	0	0	0		1	1	1	1	1	1	0	Ι	
0	0	0	1	Ι	0	1	1	0	0	0	0		
0	0	1	0		1	1	0	1	1	0	1	ľ	-Ξ'
0	0	1	1 '		1	1	1	1	0	0	1		
0	1	0	0		0	1	1	0	0	1	1		'_¦
0	1	0	1	Π	1	0	1	1	0	1	1	Ι	, <u> </u>
0	1	1	0	Π	1	0	1	1	1	1	1	T	; <u> </u> ; ;
0	1	1	1		1	1	1	0	0	0	0		
1	0	0	0	Π	1	1	1	1	1	1	1	Ì	
1	0	0	1	Ι	1	1	1	1	0	1	1	T	· <u></u> ;
1	0	1	0		Q	0	0	1	1	1	0		
1	0	1	1	Π	0	1	1	0	1 -	1	1		;—;
1	1	0	0	Π	1	1	0	0	1	1	1	Ī	
1	1	0	1		1	1	1	0	1	1	1	1	
1	1	1	0		0	0	0	0	0	0	1	I	_
1	1	1	1		0	0	0	0	0	0	0	T	BLANK



VDI 00000 LOAD CAPACITANCE (CL)- PF 9205-28488

Fig.5 - Typical propagation delay time vs. load capacitance for CD4055 and CD4056B.






Fig.6 - Typical transition time vs.






CD4054B, CD4055B, CD4056B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V _{DD})
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)
STORAGE TEMPERATURE RANGE (T _{stg})
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max



current characteristics.








Fig. 10 - Typical p-channel output high (source) current characteristics.







STATIC ELECTRICAL CHARACTERISTICS

Т

٢

		_	NDIT	IONS		LIMITS AT INDICATED TEMPERATURES (°C							
Characteristic	VEE		4 7		VDD		T						
	(V)	(v)	(V)	(V)	(V)	-550	-400	+850	+1250	Min.	+25°C	Max.	-
Quiescent Device	5	0	+	+	5		5	150	150	-	Тур. 0.04	1VIAX.	<u> </u>
Current, IDD	0	0	+	1	10		10	300	300	+	0.04	10	μA
MAX.	0	0			15		20	600	600	<u> </u>	0.04		{
	0	0	1	1	20	t	00		3000	<u> </u>	0.08		1
Output Voltage:						-	· · · · -	1	1	† —			
	0	0		0,5	5		C	0.05			0	0.05	
Low Level, VOL	0	0		0,10	10		C	.05			Ō	0.05	1
MAX.	0	0		0,15	15		0	.05			0	0.05	1
	0	0		0,5	5		4	.95		4.95	5	-	V
High Level, VOH	0	0		0,10	10		9	.95		9.95	10		1
MIN.	0	0		0,15	15		14	1.95		14.95	15		1.
Input Low			0.5,						-11		+		
Voltage,	0	0	4.5		5		1	.5		-	-	1.5	
VIL MAX.	0	0	1,9		10			3			-	3	
	0		1.5,13.		15			4		-		4	
Input High	-5		0.5,4.5	5	5		3	3.5		3.5	-		ľ
Voltage, VIH MIN,	0	0	1,9	L	10			7		7	_		Í
VIH MINA,	0	0 1	.5,13.5		15			11		11	-	-	
Output Low (Sink)	-5	0	-4.5		5	0.98	0.92	0.67	0.55	0.8	1.6		
Current, IOL	0	0	0.5		10	0.98	0.92	0.67	0.55	0.8	1.6		
1 OL	0	0	1.5		15	3.6	3.4	2.4	2	2.9	.5.8		
Output High	-5	0	4.5		5	-0.6	0.55	0.35	0.3	-0.45			mA
(Source)	0	0	9.5		10	0.6	0.55	0.35		-0.45	-0.9		
Current, IOH	0	0	13.5		15	-1.9	-1.8	-1.2	-1.1	- 1.5	-0.9		
Input Current, IN	0	0	-	0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	μА






3

CD4054B, CD4055B, CD4056B Types

	CONDITIONS								
CHARACTERISTIC	VEE (V)	Vss (V)	V _{DD} (V)	CD4054		CKAGE T	UNITS		
				Тур.	Max.	Тур.	Max.		
Propagation Delay Time,	-5	0	5	400	800	650	1300		
tPHL, tPLH	0	0	10	340	680	575	1150	ns	
(Any Input to Any Output)	0	0	15	250	500	375	750		
Transition Time, tTHL, tTLH	5	0	5	100	200	100	200		
	0	0	10	100	200	100	200	ns	
(Any Output)	0	0	15	75	150	75	150		
Minimum Data Setup	-5	0	5	110	220	110	220	ns	
Time, ts*	0	0	10	50	100	50	100		
Time, tS			15	35	70	35	70		
Minimum Strobe Pulse	-5	0	5	110	220	110	220		
	0	0	10	50	100	50	100	ns	
Width, t _W *	0	0	15	35	70	35	70		
Input Capacitance, CIN (Any Input)	-	-	_	5	7.5	5	7.5	pF	








Fig. 15 - Data setup time and strobe pulse duration.

* CD4054 and CD4056 only.

RECOMMENDED OPERATING CONDITIONS at T_A = 25^{\circ}C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	VEE	VSS	VDD	LIM	UNITS		
CHARACTERISTIC	(V)	(V)	(V)	Min.	Max.	UNITS	
Supply Voltage Range: (At TA = Full Package Temperature Range)				3	18	v	
	-5	0	5	220	-		
Setup Time (t _s) [●]	0	0	10	100	—	ns	
	0	0	15	70	-		
	-5	0	5	220	-		
Strobe Pulse Width (t _W)•	0	0	10	100	_	ns	
	0	0	15	70	-		

For CD4054 and CD4056 only.







Fig. 16 - Clock display: $V_{DD} = 0 V$, $V_{SS} = -5 V$, $V_{EE} = -15 V$, $DF_{IN} = 30 Hz$ square wave.




DFOUT ותתתת MM SEGMENT IN VDD SEGMENT OUT +(vop-VEE ov -(V_{DD}-V_{EE}) * RESULTANT LIQUID-CRYSTAL SEGMENT WAVEFORM IF DFOUT IS APPLIED TO LIQUID-CRYSTAL COMMON LINE DFIN DISPLAY-FREQUENCY INPUT 92CS-20094RI DFOUT. LEVEL - SHIFTED DISPLAY- FREQUENCY OUTPUT (ь)

> Fig. 17 - Display-driver circuit for one segment line and waveforms,







Dimensions in parentheses are in millimeters and are

derived from the basic inch dimensions as indicated.

Grid graduations are in mils (10-3 inch).





Fig.21 - Conversion of "H" display to "F" display.

In addition to the letters L, H, P, and A (See the truth table), five other letters can be displayed through the use of simple logic circuits preceding and following the CD4055B or CD4056B devices. Fig.21 is an example of a circuit that converts an "H" display (code 1011) to an "F" display. One condition that must be met is that VEE=VSS. If VEE=VSS, the CD4054B must be used to level shift in the appropriate places.

In a similar manner the letters C, E, J, and U can be displayed. These circuits can also be used to drive LED displays provided the exclusive-OR gates have sufficient outputcurrent drive.

The letters B, D, G, I, O, and S may be represented by the codes for numbers 8, 0, 6, 1, 0, and 5, respectively, when there is preknowledge that only letters are to be displayed.



COMMERCIAL CMOS

3

HIGH VOLTAGE ICS

Dimensions and pad layout for CD4054BH.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated