
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Aug 18 File under Integrated Circuits, IC02 2000 Feb 21



# TDA8006

#### FEATURES

- 80C52 core with 16 kbyte ROM and 256 byte RAM
- Extra 1 kbyte RAM outside the core for data storage
- Control and communication through a standard RS232 full duplex interface or a parallel interface
- Specific ISO 7816 UART with parallel access on I/O for automatic convention processing, variable baud rate through frequency or division ratio programming, error management at character level for T = 0, extra guard time register
- V<sub>CC</sub> generation (5 V ±5% or 3 V ±5%, 65 mA maximum with controlled rise and fall times)
- Card clock generation (up to 10 MHz) with two times synchronous frequency doubling
- Card clock STOP HIGH, clock STOP LOW or 1.25 MHz (from internal oscillator) for card power-down mode
- + CLKOUT output for clocking external devices with either  $f_{xtal},\, {}^{1\!\!}_{2}f_{xtal}$  or  ${}^{1\!\!}_{4}f_{xtal}$
- Automatic activation and deactivation sequence through an independent sequencer
- Supports the asynchronous protocols T = 0 and T = 1 in accordance with ISO 7816, Europay, Mastercard and Visa (EMV)
- Supports synchronous cards
- Short circuit current limiting
- Special circuitry for killing spikes during power-on or off
- · Supply supervisor for power-on/off reset
- Step-up converter (supply voltage from 4.2 to 6 V)
- Power-down and sleep mode for low power consumption
- Enhanced ESD protection on card side (6 kV minimum)
- Software library for easy integration within the application.

#### ORDERING INFORMATION

#### APPLICATIONS

• Smart card readers for multiprotocol applications (EMV banking, digital pay TV, access control, etc.).

#### **GENERAL DESCRIPTION**

It is assumed that the reader of this data sheet is familiar with ISO 7816.

The TDA8006 is controlled either through a standard serial interface or a parallel bus, it takes care of all ISO 7816, EMV and GSM11.11 requirements. It gives the card and the set a very high level of security due to its special hardware against ESD, short circuit, power failure, etc. Its integrated step-up converter allows operation within a supply voltage range of 4.2 to 6 V.

A special version of the TDA8006 is available which has its internal connections to the controller accessible through external pins. This allows easy development and evaluation when used with a 80CL580 microcontroller or a development tool. An emulation board is available.

A software library has been developed, taking care of all actions required for T = 0, T = 1 and synchronous protocols. This library may be either linked with the application software before masking, or masked in the internal ROM (see *"Application Note AN98106"*).

	PACKAGE							
	NAME	NAME DESCRIPTION						
TDA8006H/C1	QFP64	plastic quad flat package; 64 leads (lead length 1.95 mm);	SOT319-2					
TDA8006H/C2		body $14 \times 20 \times 2.8$ mm						
TDA8006H/C3								
TDA8006AH/C1	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm);	SOT307-2					
TDA8006AH/C2		body $10 \times 10 \times 1.75$ mm						
TDA8006AH/C3								

# TDA8006

#### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		4.2	-	6	V
I <sub>DD(pd)</sub>	supply current in power-down mode	V <sub>DD</sub> = 5 V; card inactive; note 1	-	-	250	μA
I <sub>DD(sm)</sub>	supply current in sleep mode	card powered but clock stopped; note 1	-	-	1500	μA
V <sub>CC</sub>	card supply voltage	including static loads (5 V card)	4.75	5.0	5.25	V
		with 40 nAs dynamic loads on 100 nF capacitor (5 V card)	4.6	-	5.4	V
		including static loads (3 V card)	2.80	-	3.20	V
		with 24 nAs dynamic loads on 100 nF capacitor (3 V card)	2.75	-	3.25	V
I <sub>CC</sub>	card supply current	operating	-	-	65	mA
		overload detection	-	80	-	mA
SR	slew rate (rise and fall)	maximum load capacitor pin V <sub>CC</sub> 400 nF (including typical 100 nF decoupling)	0.10	0.16	0.22	V/µs
t <sub>de</sub>	deactivation cycle duration		-	-	100	μs
t <sub>act</sub>	activation cycle duration		-	-	225	μs
f <sub>xtal</sub>	crystal frequency		4	_	25	MHz
f <sub>oper</sub>	operating frequency	external frequency applied on pin XTAL1	0	-	25	MHz
T <sub>amb</sub>	operating ambient temperature		-25	_	+85	°C

#### Note

1.  $I_{DD}$  in all configurations include the current at pins  $V_{DD},\,V_{DDA}$  and  $V_{DDRAM}.$ 

# TDA8006

#### **BLOCK DIAGRAM**




#### PINNING

	Р	IN	DECODIDITION				
SYMBOL	QFP64	QFP44	DESCRIPTION				
P22	1	1	address 10/general purpose I/O port				
P23	2	2	address 11/general purpose I/O port				
P24	3	_	address 12/general purpose I/O port				
P25	4	_	address 13/general purpose I/O port				
P26	5	_	address 14/general purpose I/O port				
P27	6	_	address 15/general purpose I/O port				
PSEN	7	3	program store enable output				
ALE	8	4	address latch enable				
XTAL2	9	5	crystal connection				
XTAL1	10	6	crystal connection or external clock input				
ĒĀ	11	7	external access				
P07	12	_	address/data 7/general purpose I/O port				
P06	13	-	address/data 6/general purpose I/O port				
P05	14	_	address/data 5/general purpose I/O port				
P04	15	_	address/data 4/general purpose I/O port				
P03	16	8	address/data 3/general purpose I/O port				
P02	17	9	address/data 2/general purpose I/O port				
P01	18	10	address/data 1/general purpose I/O port				
P00	19	11	address/data 0/general purpose I/O port				
n.c.	20	12	not connected				
n.c.	21	13	not connected				
n.c.	22	_	not connected				
V <sub>DDRAM</sub>	23	14	supply voltage for the auxiliary RAM				
GNDRAM	24	15	ground for the auxiliary RAM				
n.c.	25	_	not connected				
RST	26	16	card reset output (ISO contact C2)				
CLK	27	17	clock output to the card (ISO contact C3)				
AGND	28	18	ground for the analog part				
S1	29	19	contact 1 for the step-up converter (a ceramic capacitor of 100 nF must be connected between S1 and S2)				
V <sub>DDA</sub>	30	20	analog supply voltage for the voltage doubler				
S2	31	21	contact 2 for the step-up converter (a ceramic capacitor of 100 nF must be connected between S1 and S2)				
VUP	32	22	output of the step-up converter; must be decoupled with a 100 nF ceramic capacitor				
n.c.	33	_	not connected				
n.c.	34	_	not connected				
n.c.	35	_	not connected				
V <sub>CC</sub>	36	23	card supply output voltage (ISO contact C1)				

SYMDOL	Р	IN	DESCRIPTION
SYMBOL	QFP64	QFP44	DESCRIPTION
I/O	37	24	data line to/from the card (ISO contact C7)
C4	38	25	auxiliary I/O for ISO contact C4 (synchronous cards for example)
C8	39	26	auxiliary I/O for ISO contact C8 (synchronous cards for example)
GND	40	27	ground
V <sub>DD</sub>	41	28	supply voltage
PRES	42	29	card presence contact input (active HIGH or LOW by mask option); see Table 12
CLKOUT	43	30	output for clocking external devices
CDELAY	44	31	external capacitor connection for delayed reset signal
ALARM	45	32	open drain reset output (active HIGH or LOW by mask option); see Table 12
TEST	46	33	test pin (must be left open-circuit in the application)
INHIB	47	_	test pin (must be left open-circuit in the application)
KO	48	-	output port from port extension (±2 mA push-pull)
<u>K1</u>	49	_	output port from port extension (±2 mA push-pull)
K2	50	-	output port from port extension (±2 mA push-pull)
K3	51	-	output port from port extension (±2 mA push-pull)
RESET	52	34	input for resetting the microcontroller (active HIGH)
P10/T2	53	35	general purpose I/O port (connected to P10)
P11/T2EX	54	36	general purpose I/O port (connected to P11)
n.c.	55	37	not connected
n.c.	56	_	not connected
n.c.	57	_	not connected
P30/RXD	58	38	general purpose I/O port or serial interface receive line
P31/TXD	59	39	general purpose I/O port or serial interface transmit line
P33/INT1	60	40	general purpose I/O port or interrupt (connected to P33)
P36/WR	61	41	general purpose I/O port or external data memory write strobe
P37/RD	62	42	general purpose I/O port or external data memory read strobe
P20	63	43	address 8/general purpose I/O port
P21	64	44	address 9/general purpose I/O port


TDA8006

# Multiprotocol IC Card coupler



TDA8006

# Multiprotocol IC Card coupler



#### Product specification

### Multiprotocol IC Card coupler

# TDA8006

#### FUNCTIONAL DESCRIPTION

#### Microcontroller

The microcontroller is an 80C52 with 16 kbytes of ROM, 256 byte RAM, timers 0, 1, 2, and 5 I/O ports (port P0: open-drain; ports P1 to P3: weak pull-up). Port P4 is identical to 83CE560, except that precharge circuits ensure fast rise times at end of read mode (transition times <0.5  $\mu$ s). The ROM code content can be tested by signature to avoid reading it out after masking; for security bit option, see Table 12. The CPU, timers 0 and 1, serial UART, parallel I/O ports, 256 byte RAM, 16 kbyte ROM and external bus are conventional C51 family library elements. Timer 2 is a conventional C52 element (interrupt enable bit ET2: bit 3 in register IEN1 at byte address E8H and interrupt priority bit PT2: bit 3 in register IP1 at byte address F8H.

Register PCON has an added feature: PCON.5 = RFI (reduced Radio Frequency Interference bit). When set to logic 1, pin ALE cannot be toggled. ALE clears on RESET.

If access is required to the external data memory via MOVX instructions (see Table 1), set bit PCON.6 = ARD in the PCON register to logic 1.

For further information, please refer to the published specification of the 83CE560 in *"Data Handbook IC20; 80C51-Based 8-Bit Microcontrollers"*.

Ports P40 to P47, INT0 and P12 to P17 are used internally for controlling the smart card interface and the other peripherals. Ports P34 and P35 are used to control the auxiliary contacts C4 and C8.

The list of differences given in Table 1 may help the software developer of the dedicated emulation board for the TDA8006 or other devices.

FEATURES	TDA8006	83CE560	CL580	INTEL C52
P4 address	C0	C0	C1	no
Timer 2	Intel	Philips	Intel	Intel
ROM size	16 kbytes	64 kbytes	6 kbytes	8 kbytes
External 0 interrupt vector	0003H	0003H	0003H	0003H
External 0 interrupt priority	highest (1st)	highest (1st)	highest (1st)	highest (1st)
Timer 0 interrupt vector	000BH	000BH	000BH	000BH
Timer 0 interrupt priority	2nd	2nd	4th	2nd
External 1 interrupt vector	0013H	0013H	0013H	0013H
External 1 interrupt priority	3th	3th	7th	3th
Timer 1 interrupt vector	001BH	001BH	001BH	001BH
Timer 1 interrupt priority	4th	4th	10th	4th
Serial 0 interrupt vector	0023H	0023H	0023H	0023H
Serial 0 interrupt priority	5th	5th	13th	5th
Timer 2 interrupt vector	004BH	0033H, etc. (8)	0033H	002BH
Timer 2 interrupt priority	lowest (6th)	miscellaneous	5th	lowest (6th)
I <sup>2</sup> C-bus	no	yes	yes	no
ADC	no	yes	yes	no
32 kHz oscillator	no	yes	no	no
PWM	no	yes	yes	no
Watchdog	no	yes	yes	no
Interrupts on P1	no	no	yes	no
Additional RAM	1 kbyte peripheral	2 kbyte MOVX	no	no
Wake-up from power-down mode	reset, INTO, INT1	reset, INT0, INT1 + other	reset, INT2 to INT8	reset

 Table 1
 List of differences between TDA8006, CE560, CL580 and C52

TDA8006

Table 2	Special function register bit addresses
---------	---

X = don't care.

	BYTE									
REGISTER	ADDRESS				BIT FL	JNCTION				BIT RESET VALUE
	(HEX)	MSB		LSB	VALUL					
IP1	F8	[FF]	[FE]	[FD]	[FC]	[FB]	[FA]	[F9]	[F8]	
		_	_	-	-	PT2	-	-	-	XXXX 0XXX
В	F0	[F7]	[F6]	[F5]	[F4]	[F3]	[F2]	[F1]	[F0]	
		_	-	_	_	-	-	-	-	0000 0000
IEN1	E8	[EF]	[EE]	[ED]	[EC]	[EB]	[EA]	[E9]	[E8]	
		_	-	-	-	ET2	-	-	-	0000 0000
ACC	E0	[E7]	[E6]	[E5]	[E4]	[E3]	[E2]	[E1]	[E0]	
		_	-	-	-	-	-	-	-	0000 0000
PSW	D0	[D7]	[D6]	[D5]	[D4]	[D3]	[D2]	[D1]	[D0]	
		CY	AC	F0	RS1	RS0	OV	F1	Р	0000 0000
T2CON	C8	[CF]	[CE]	[CD]	[CC]	[CB]	[CA]	[C9]	[C8]	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2N	CP/RL2N	0000 0000
P4	C0	[C7]	[C6]	[C5]	[C4]	[C3]	[C2]	[C1]	[C0]	
		_	-	-	-	-	-	-	-	1111 1111
IP0	B8	[BF]	[BE]	[BD]	[BC]	[BB]	[BA]	[B9]	[B8]	
		_	-	-	PS0	PT1	PX1	PT0	PX0	XXX0 0000
P3	B0	[B7]	[B6]	[B5]	[B4]	[B3]	[B2]	[B1]	[B0]	
		-	-	-	-	-	-	-	-	1111 1111
IEN0	A8	[AF]	[AE]	[AD]	[AC]	[AB]	[AA]	[A9]	[A8]	
		EA	-	-	ES0	ET1	EX1	ET0	EX0	0XX0 0000
P2	A0	[A7]	[A6]	[A5]	[A4]	[A3]	[A2]	[A1]	[A0]	
		_	-	-	-	-	-	-	-	1111 1111
SCON	98	[9F]	[9E]	[9D]	[9C]	[9B]	[9A]	[99]	[98]	
		SM0	SM1	SM2	REN	TB8	RB8	TI	RI	0000 0000
P1	90	[97]	[96]	[95]	[94]	[93]	[92]	[91]	[90]	
		_	_	-	-	-	_	-	_	1111 1111
TCON	88	[8F]	[8E]	[8D]	[8C]	[8B]	[8A]	[89]	[88]	
		TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000 0000
P0	80	[87]	[86]	[85]	[84]	[83]	[82]	[81]	[80]	
		-	-	-	-	-	-	-	-	1111 1111

		1
REGISTER	BYTE ADDRESS (HEX)	BIT RESET VALUE
SP	81	0000 0111
DPL	82	0000 0000
DPH	83	0000 0000
PCON	87	0000 0000
TMOD	89	0000 0000
TL0	8A	0000 0000
TL1	8B	0000 0000
TH0	8C	0000 0000
TH1	8D	0000 0000
SOBUF	99	XXXX XXXX
RCAP2L	СА	0000 0000
RCAP2H	СВ	0000 0000
TL2	CC	0000 0000
TH2	CD	0000 0000

Table 3 Other register byte addresses

#### Supply

The circuit operates within a supply voltage range of 4.2 to 6 V. The supply pins are  $V_{DD}$ ,  $V_{DDA}$ , GND, AGND,  $V_{DDRAM}$  and GNDRAM. Pins  $V_{DDA}$  and AGND supply the card analog drivers and have to be externally decoupled because of the large current spikes that the card and the step-up converter can create.  $V_{DDRAM}$  and GNDRAM supply the auxiliary RAM and should be decoupled separately.  $V_{DD}$  and GND supply the rest of the chip.


# TDA8006

An integrated spike killer ensures the contacts to the card remain inactive during power-up or power-down. An internally generated voltage reference is used by the step-up converter, the voltage supervisor and the  $V_{CC}$  generator.

If  $V_{DD}$  is too low to ensure proper operation, the voltage supervisor generates an alarm pulse, whose length is defined by an external capacitor tied to the CDELAY pin, (1 ms per 1 nF typical). This pulse is used to reset the controller and is used in parallel with an external reset input which can come from the system controller. It is also used to either block any spurious on-card contacts during a controller reset or to force an automatic deactivation of the contacts in the event of supply drop-out (see Sections "Activation sequence" and "Deactivation sequence"). It is also fed to an external open-drain output (called ALARM) which can be chosen active HIGH or LOW by mask option (see Table 12).

#### Step-up converter

Except for the V<sub>CC</sub> generator and the other card contact buffers, the whole circuit is powered by V<sub>DD</sub>, V<sub>DDA</sub> and V<sub>DDRAM</sub>. If the supply voltage is 4.2 V, then a higher voltage is needed for the supply to the ISO contacts. When a card session is requested by the controller, the sequencer first starts the step-up converter. This uses switched capacitors which are clocked at a frequency of approximately 2.5 MHz by an internal oscillator. The output voltage VUP is regulated at approximately 6 V and then fed to the V<sub>CC</sub> generator. V<sub>CC</sub> and GND are used as a reference for all other card contacts.



# TDA8006

#### ISO 7816 security

The correct sequence during activation and deactivation of the card is ensured by a specific sequencer clocked at a frequency which is a division ratio of the internal oscillator.

Activation (bit CMDVCC within the ports extension register HIGH) is only possible if the card is present (pin PRES HIGH or LOW according to the mask option) and if the supply voltage is correct (ALARM signal inactive).

The presence of the card is signalled to the controller by the OFF bit (within the UART status register), generating an interrupt, if enabled, when toggling.

During a session, the sequencer performs an automatic emergency deactivation in the event of card take-off, supply voltage drop or short circuit. The OFF bit goes LOW, thereby warning the controller through the interrupt line  $\overline{INT0}$  and the status register.

#### Peripheral interface (see Figs 5 and 6)

This block allows parallel communication with the four peripherals (ISO 7816 UART, clock generator, on/off sequencer and auxiliary RAM) through an 8-bit data bus, 6-bit address and control bus and one interrupt line to the controller. The data bus consists of ports P40 (data bit 0) to P47 (data bit 7). The address bus consists of ports AD0 (P12), AD1 (P13), AD2 (P14) and AD3 (P15). The control lines are R/W (P16) and  $\overline{EN}$  (P17). The interrupt line is  $\overline{INT0}$ .

During a read operation,  $\overline{EN}$  goes LOW allowing the controller to read data on the bus. During a write operation, the data should be present on the bus before asserting  $\overline{EN}$  LOW which allows the data to be written to the registers.

After resetting  $\overline{\text{EN}}$  HIGH, the controller must release the bus by setting port P4 HIGH again (the transition times on port P4 are less than 500 ns).

The interrupt line is reset HIGH when reading out the status register.


#### READ OPERATION


- Set port P4 to FFH
- Select the register with AD0, AD1, AD2, AD3
- Assert R/W HIGH
- Assert EN LOW; the data is available on data bus P4
- Read the data on port P4
- Set EN HIGH; the bus is set to high impedance.

#### WRITE OPERATION

- Select the correct register with AD0, AD1, AD2, AD3
- Assert R/W LOW
- Write data to the data bus port P4
- Assert EN LOW; the data is written to the register
- Set EN HIGH
- Set port P4 to FFH; the bus is set to high impedance.

Integrated precharges allow fast rising edges on port P4 when changing from read mode to write mode, thus avoiding the need to trigger the active pull-ups on port P4.





Philips Semiconductors



TDA8006

Product specification

 $\overrightarrow{\omega}$ 

2000 Feb 21

г

\_

# TDA8006

•

X = don't care.

AD3	AD2	AD1	AD0	R/W	REGISTER	PERIPHERAL
0	0	0	0	0	CCR (Clock Configuration Register)	clock generator
0	0	0	1	0	PDR (Programmable Divider Register)	
0	0	1	1	0	SOR (Synchronous Output Register)	ISO 7816 UART
0	0	1	1	1	SIR (Synchronous Input Register)	
0	1	0	0	0	UTR (UART Transmit Register)	
0	1	0	0	1	URR (UART Receive Register)	
0	1	0	1	1	USR (UART Status Register)	
0	1	0	1	0	UCR (UART Configuration Register)	
0	1	1	0	0	GTR (Guard Time Register)	
0	1	1	1	0	PER (Ports Extension Register)	on/off sequencer
1	1	0	Х	0	MAR0 (Memory Address LOW)	auxiliary RAM
1	1	1	Х	0	MAR1 (Memory Address HIGH)	]
1	0	0	Х	0	MWR (Memory Write Register)	
1	0	0	Х	1	MRR (Memory Read Register)	

#### **Clock circuit**

The microcontroller clock (OSC), the card clock (CLK), the ISO 7816 UART clock, and the clock to the external world (CLKOUT), are derived from the main clock signals (XTAL from 4 to 20 MHz, or an external clock signal applied to XTAL1), or the internal oscillator ( $f_{INT}$ ).

- Microcontroller clock (OSC): after power-on or reset, the microcontroller is clocked at  $\frac{1}{8}f_{INT}$ . Then, the application may decide to clock it at  $\frac{1}{2}f_{INT}$ ,  $\frac{1}{2}f_{xtal}$  or  $f_{xtal}$ . All frequency changes are synchronous, thereby ensuring no hang-up due to short spikes etc.
- Card clock (CLK): the application may send a clock frequency of  $\frac{1}{2}f_{xtal}$ ,  $\frac{1}{4}f_{xtal}$ ,  $\frac{1}{8}f_{xtal}$  or  $\frac{1}{2}f_{INT}$  ( $\approx$ 1.25 MHz), or may stop the clock at HIGH or LOW. All transitions are synchronous, ensuring correct pulse length during start or change, in accordance with ISO 7816. After power-on or reset, CLK is held LOW.
- External clock output (CLKOUT): CLKOUT is a permanent clock output for external use. The following frequencies are possible:  $f_{xtal}$ ,  $\frac{1}{2}f_{xtal}$  and  $\frac{1}{4}f_{xtal}$ . All transitions are synchronous. After power-on or reset, CLKOUT is fixed at  $\frac{1}{4}f_{xtal}$ .
- ISO 7816 UART clock: the clock to the ISO 7816 UART is identical to the clock to the card (CLK).

To achieve the different I/O baud rates as defined by values F and D (see Table 7), the clock signal is counted by an auto-reload 8-bit programmable counter and then divided by a 31 or 32 prescaler.

All these configurations are controlled by the clock configuration register and by the programmable divider register.

# TDA8006

D7	D6	D5	D4	D3	D2	D1	D0	UART PRESCALER	CLK	CLKOUT	osc
Х	Х	Х	Х	Х	Х	Х	0	÷31			
Х	Х	Х	Х	Х	Х	Х	1	÷32	-		
Х	Х	Х	Х	0	0	0	Х		STOP LOW		
Х	Х	Х	Х	0	0	1	Х		<sup>1</sup> / <sub>2</sub> f <sub>xtal</sub>		
Х	Х	Х	Х	0	1	0	Х		<sup>1</sup> / <sub>4</sub> f <sub>xtal</sub>		
Х	Х	Х	Х	0	1	1	Х		<sup>1</sup> / <sub>8</sub> f <sub>xtal</sub>		
Х	Х	Х	Х	1	0	0	Х		<sup>1</sup> / <sub>2</sub> f <sub>INT</sub>		
Х	Х	Х	Х	1	0	1	Х		STOP HIGH		
Х	Х	0	0	Х	Х	Х	Х			<sup>1</sup> / <sub>4</sub> f <sub>xtal</sub>	
Х	Х	0	1	Х	Х	Х	Х			f <sub>xtal</sub>	
Х	Х	1	0	Х	Х	Х	Х			<sup>1</sup> / <sub>2</sub> f <sub>xtal</sub>	
0	0	Х	Х	Х	Х	Х	Х				<sup>1</sup> / <sub>8</sub> f <sub>INT</sub>
0	1	Х	Х	Х	Х	Х	Х				f <sub>xtal</sub>
1	0	Х	Х	Х	Х	Х	Х				<sup>1</sup> / <sub>2</sub> f <sub>xtal</sub>
1	1	Х	Х	Х	Х	Х	Х				<sup>1</sup> / <sub>2</sub> f <sub>INT</sub>

 Table 5
 Clock Configuration Register (CCR; address 0; write only; all bits cleared after reset)

 X = don't care.

The hexadecimal value stored in the Programmable Divider Register (PDR) is the auto-reload value of an 8-bit counter clocked by the card clock (CLK); when the value is loaded in the counter, it counts from this value till overflow; then it is reloaded with the same value and the count restarts. The output of the counter is then divided by 31 or 32 depending on the programmed value of the UART prescaler. The result is the ISO 7816 UART CLK which is used for shifting the data in or out on the I/O line. The example shown in Fig.7 shows how to program a division factor of 372. With these registers, the baud rates given in Table 7 are achieved according to ISO 7816. The division ratio of 31 or 32 depends on which prescaler is selected, and the hexadecimal value is the value programmed within the PDR.


 Table 6
 Programmable Divider Register (PDR; address 1; write only; all bits cleared after reset)

D7	D6	D5	D4	D3	D2	D1	D0	DIVISION FACTOR
n7	n6	n5	n4	n3	n2	n1	n0	n7n6n5n4 n3n2n1n0 <sup>(1)</sup>

#### Note

1. A division factor of F4H, for example, would be 1111 0100 reading from D7 to D0.

# TDA8006



#### Table 7 Selecting baud rate using F and D values

Baud rate is selected by values D and F shown in parenthesis. The PDR is loaded with a value shown in Hexadecimal, and either prescaler 31 or 32 is selected.

	PDR VALUE											
	PRESCALER ÷31					PRESCALER ÷32						
[VALUE D]			[]	VALUE F	]				[]	VALUE F	]	
	[0000]	[0001]	[0010]	[0011]	[0100]	[0101]	[0110]	[1001]	[1010]	[1011]	[1100]	[1101]
[0001]	F4	F4	EE	E8	DC	D0	C4	F0	E8	E0	D0	C0
[0010]	FA	FA	F7	F4	EE	E8	E2	F8	F4	F0	E8	E0
[0011]	FD	FD		FA	F7	F4	F1	FC	FA	F8	F4	F0
[0100]	—	_	-	FD	-	FA	_	FE	FD	FC	FA	F8
[0101]	-	-	-	-	-	FD	-	FF	-	FE	FD	FC
[0110]	_	-	-	-	-	-	-	-	-	FF	-	FE
[1000]	FF	FF	_	FE	FD	FC	FB	_	FE	—	FC	_
[1001]	_	_	_	_	_	_	FD	_	_	_	_	_

TDA8006

#### On/off controller

 Table 8
 On/off controller bits (PER; address 7; write only; all bits cleared after reset)

BIT	NAME	DESCRIPTION
D0	CMDVCC; set and reset by software	set to 1 for starting activation sequence of the card, and reset to 0 for starting deactivation
D1	RSTIN; set and reset by software	control line RST for card contact C2 in manual mode (active HIGH)
D2	Force Inverse Parity (FIP); set and reset by software	when LOW, the UART processes the parity according to ISO 7816; when HIGH, the UART processes the inverse parity (which causes parity errors during transmission and 'not acknowledge' signals during reception)
D3	automatic ATR processing enabling (ATREN); set by software, reset by hardware	when HIGH, the UART automatically counts the clock pulses during ATR and controls the RST contact; this bit is automatically reset by hardware when a start bit is detected on I/O or when the card is declared as mute; when LOW, this automatic processing is disabled (manual mode)
D4	K0; set and reset by software	auxiliary ±2 mA push-pull output control (inverted output)
D5	K1; set and reset by software	auxiliary ±2 mA push-pull output control (inverted output)
D6	$\overline{K2}$ ; set and reset by software	auxiliary ±2 mA push-pull output control (inverted output)
D7	$\overline{K3}$ ; set and reset by software	auxiliary ±2 mA push-pull output control (inverted output)

The on/off controller is used for activating or deactivating the card, for controlling contact C2 (RST) manually through RSTIN or automatically, for forcing inverse parity (for flow control or test purposes), and for controlling four independent push-pull output lines  $\overline{K0}$  to  $\overline{K3}$ .

After having cleared the ISO 7816 UART reset bit (see UART configuration register) and checking the card presence within the status register, the software may initiate an activation sequence by setting bit CMDVCC HIGH. It may also initiate a deactivation sequence by resetting this bit (see activation and deactivation sequences).

The timings during the ATR may be checked either manually (using RSTIN and  $t_3/t_5$  for counting clock pulses) or automatically by setting bit ATREN HIGH (see Section "Activation sequence"). In this case, hardware controls both RST and the counting of CLK pulses. Bit ATREN is reset by hardware when a start bit has been detected before 2 × 40100 CLK pulses for versions C2 and C3 (2 × 45000 CLK pulses for version C1), or when the card is declared as 'mute'. Setting this bit HIGH again during a session initiates a warm reset.

A warm reset may also be done manually by using RSTIN and  $t_3/t_5$  again.

#### ISO 7816 UART

The ISO 7816 UART handles all specific requirements defined in ISO 7816 T = 0 and T = 1 protocol types. It is also able to deal with synchronous cards (in conjunction with contacts C4 and C8). In addition, there is a possibility to force parity errors for test purposes or flow control. The counting of CLK cycles during ATR is possible by either hardware or software.

The ISO 7816 UART is configured with 2 registers: UART Configuration Register (UCR) and Guard Time Register (GTR).

When timings are given in terms of ETU (Elementary Time Unit as defined by ISO 7816), then the reference is the negative edge of the start bit of the character being received or transmitted, unless otherwise specified.

# TDA8006

BIT	NAME	DESCRIPTION
D0	Reset ISO 7816 UART (RIUN); set by software, reset by software	when LOW, this bit resets the UART; must be set by software before any use of the UART
D1	Start Session (SS); set by software, reset by software	when HIGH, this bit allows the detection of the convention during the initial character of the card; must be reset by software after correct reception of the first character and before complete reception of the next character
D2	Last Character to Transmit (LCT); set by software, reset by hardware or software	when HIGH, this bit allows automatic toggling from transmission to reception mode after successful transmission of the last character; in this case, TRN is also reset by hardware
D3	Transmit/Receive-N (TRN); set by software, reset by software or hardware	when LOW, the UART is in reception mode; when HIGH, it is in transmission mode; INT goes LOW when TRN is set
D4	not used	
D5	Protocol Selection (PS); set by software, reset by software	when LOW, the UART is in T = 0 mode; when HIGH, the UART is in T = 1 mode
D6	3 V/5 V-N (TFN); set by software, reset by software	when LOW, the card supply voltage V_{CC} = 5 V; when HIGH, V_{CC} = 3 V
D7	Synchrone/asynchrone-N (SAN); set by software, reset by software	when HIGH, this bit allows direct monitoring of I/O by bit D0 of SIR or SOR; when LOW, I/O is fed to the ISO 7816 UART

Table 9 UART Configuration Register (UCR; address 5; write only; all bits cleared after reset)

#### RECEPTION


In order to start a session with the card, bit RIUN (which resets the ISO 7816 UART when LOW) must be set HIGH.

The UART recognizes the convention (direct or inverse) of the characters received while bit SS (Start Session) is HIGH. Then the UART automatically converts any transmitted or received character according to this convention, so the software only has to deal with characters written in direct convention. Indeed, bit SS must be reset by software after correct receipt of the first character of the ATR (TS) and before complete receipt of the next character.

Reception mode is selected when TRN is LOW. Bit FSD is set within the UART Status Register (USR), and an interrupt is generated, if enabled, at the start bit of the received character when SS is HIGH, allowing the manual CLK count during ATR. The interrupt will be cleared on the rising edge of  $\overline{EN}$  during the status read operation. For the next characters, bit RBF is set at 10.5 ETU and an interrupt is generated, if enabled, to indicate that a character has been received, with or without parity error, and that this character may be read within the reception register. The interrupt is cleared on the falling edge of  $\overline{\text{EN}}$  during the read operation of the received character.

In protocol type T = 0 (bit PS LOW), the I/O line is automatically pulled LOW between 10.5 and 11.75 ETU if a character parity error is detected (parity error handling at character level).

In protocol type T = 1 (bit PS HIGH), if a parity error is detected, bit PE is set in the status register, but the I/O line is not pulled LOW.



#### TRANSMISSION


Transmission mode is selected when TRN is HIGH. If enabled, an interrupt occurs on the rising edge of TRN, indicating that the transmission buffer is empty and ready to accept a character for transmission. The interrupt is cleared during the read status operation. The character is written to the UTR on the falling edge of  $\overline{EN}$  during the write operation, and starts to be transmitted on the rising edge of  $\overline{EN}$ .

The I/O line is read at 10.84 ETU to check if the card has detected a parity error. At the same time, bit TBE is set in the USR, and, if enabled, an interrupt occurs to indicate that the transmission buffer is empty, and that a new character may be written. If the parity is correct, the transmission of the next character will start at 12 ETU + GT + 0.5 ETU after the start bit of the previous

character (see Section "Extra guard time"). If the parity is not correct, then assuming that a character has been written to the UTR, the transmission starts at 13 ETU (the guard time GT must be programmed before transmitting).

Bit LCT can be used for cards that are required to change from transmission to reception mode very fast. If LCT is set HIGH, then the UART automatically resets bits TRN and LCT at 10.85 ETU if no parity error has occurred; the UART is ready to receive a character from the card at 12 ETU (T = 0) or 11 ETU (T = 1) after the previous start bit. If a parity error has occurred during transmission of the last character, then the UART stays in transmission mode with LCT set, waiting for the software to rewrite the corrupted character.

# TDA8006



#### SYNCHRONOUS CARDS

If bit SAN (Synchronous/Asynchronous-N) is set, the software can operate with synchronous cards; the information available on the I/O line is copied on data bit 0 of the data bus without entering the UART when either registers SIR or SOR are selected. At the end of a transmission in synchronous mode, it is necessary to switch back to synchronous reception mode by reading register SIR.

The synchronous clock may be controlled by selecting CLK STOP HIGH or STOP LOW. Contacts C4 and C8 may be controlled by ports P34 and P35 (operation depends on synchronous card type).


#### Synchronous Input Register (SIR; address 3; read only)

When this register is selected, I/O is copied on data bit 0 (P40) and may be read by the controller.

# Synchronous Output Register (SOR; address 3; write only)

When this register is selected, I/O is copied on data bit 0 (P40) on the falling edge of  $\overline{\text{EN}}$ .

# TDA8006



#### EXTRA GUARD TIME

Between the transmission of two characters to the card, the ISO 7816 UART automatically inserts a number of guard ETUs equal to the value, called GT, stored in the GTR, see Table 10. For a GT of FAH, for example, the value would be 1111 1010 reading from D7 to D0. A GT of FFH has a special status which means 0 ETU when the protocol is T = 0 and -1 ETU when the protocol is T = 1 (reception and transmission is possible at 11 ETU).

Table 10 Guard Time Register (GTR; address 6; write only; all bits cleared after reset)

D7	D6	D5	D4	D3	D2	D1	D0	GUARD TIME VALUE (GT)
n7	n6	n5	n4	n3	n2	n1	n0	n7n6n5n4 n3n2n1n0

#### UART receive and transmit registers

# UART Receive Register (URR; address 4; read only; all bits cleared after reset)

D7 to D0 are the data bits received from the card. Because the UART automatically converts the characters according to the convention recognized during TS, all characters in the URR are in direct convention.

• The received character is loaded in the URR 0.5 ETU after the parity shift, i.e. 10.5 ETU after the edge of the

start bit. This overwrites the previous character which should have been read by the controller.

- The UART checks the parity of the received characters; if the parity is wrong, then bit PE is set in the status register at the same time as bit RBF (Receive Buffer Full).
- In protocol T = 0, I/O is pulled LOW between 10.5 and 11.75 ETU in case of error. Characters may be received from the card every 12 ETU, even after a transmission (see LCT; Table 9). In protocol T = 1, reception is possible at 11 ETU.

# TDA8006

# UART Transmit Register (UTR; address 4; write only; all bits cleared after reset)

Bits D7 to D0 are the data bits to be transmitted to the card. Due to the automatic conversion performed by the UART according to the convention detected during TS, the controller must write the characters to send to the card in direct convention. The character to be sent may be written to the UTR as soon as bit TBE (Transmit Buffer Empty) is set in the status register.

If writing to the UCR occurs after 12.5 ETU + GT after the previous start bit, then the transmission starts on the rising edge of  $\overline{\text{EN}}$  during the write operation. If writing to the UCR occurs before 12.5 ETU + GT after the previous start bit, the UART waits until 12.5 ETU + GT after the previous start bit before starting the transmission.

In protocol T = 0, if a parity error is signalled by the card, the previous character must be rewritten to the UTR. The UART will then wait 13 ETU after the start bit of the previous character before restarting the transmission. STATUS REGISTER AND INTERRUPTS

The ISO 7816 UART reports its activity to the microcontroller through the UART status register, which acts upon the interrupt line  $\overline{INT}$ .

All bits except for D5 generate an interrupt on INT, if enabled, when they are set. D0, D2, D3, D4, D6 and D7 are cleared on the rising edge of EN after a read operation of the USR. D1 is cleared when the data in the reception buffer has been read-out. D5 may be used to check the card's presence and also to determine the reason for an emergency deactivation during a card's session. In case of Early Answer (EA) or Mute Card (MC) during automatic ATR processing, the card is not automatically deactivated. If enabled, an interrupt is generated, and the controller then decides to deactivate or not.

BIT	NAME	DESCRIPTION
D0	TX Buffer Empty (TBE)	this bit is set when the UART has finished transmitting the data written in the UTR (at 10.8 ETU) or on the rising edge of TRN; it is reset on the rising edge of $\overline{EN}$ during a read status operation
D1	RX Buffer Full (RBF)	this bit is set when the UART has finished receiving a character from the card (at 10.5 ETU); it is reset on the falling edge of $\overline{\text{EN}}$ during the read status operation
D2	First Start Detect (FSD)	this bit is set on the falling edge of the first start bit if $SS = 1$ ; it is reset on the rising edge of $\overline{EN}$ during a read status operation
D3	Parity Error (PE)	this bit is set when a parity error has been detected by the UART in transmission or in reception mode at the same time as TBE and RBF; it is reset on the rising edge of $\overline{EN}$ during a read status operation
D4	Early Answer (EA)	this bit is set if a start bit has been detected on I/O between the 200 and 400 first CLK pulses when the UART is configured in automatic ATR processing; it is reset on the rising edge of $\overline{\text{EN}}$ during a read status operation
D5	OFF	this bit is set if the card is present and reset if the card is not present; if CMDVCC is set HIGH, it may also be reset if a hardware problem causing an emergency deactivation sequence has occurred
D6	Off Interrupt (OFFI)	this bit is set when OFF state has changed; it is reset on the rising edge of $\overline{\text{EN}}$ during a read status operation
D7	Mute Card (MC)	this bit is set if a card has not answered after 80200 CLK pulses for versions C2 and C3 (90000 for version C1), when the ISO 7816 UART is configured in automatic ATR processing; it is reset on the rising edge of $\overline{\text{EN}}$ during a read status operation

Table 11 UART Status Register (USR; address 5; read only; all bits cleared after reset except for D5)

# TDA8006

#### Auxiliary RAM (MAR0, address C or D, write only; MAR1, address E or F, write only; MRR, MWR, address 8 or 9, read/write; all bits cleared after reset)

In order to store data, 1 kbyte of auxiliary RAM may be accessed through the peripheral interface. The content of the RAM is undefined after reset. Note that only AD3, AD2 and AD1 must be programmed for addressing the RAM register, allowing faster operations if needed.

There are two methods to address this memory:

- Random method: the low order address is written in MAR0, and the high order address is written in MAR1. A write operation to MWR will write the data at the preselected address on the falling edge of  $\overline{EN}$ , and a read operation to MRR will load to port P4 the data that is stored at the preselected address on the falling edge of  $\overline{EN}$ .
- Sequential method: once low order and high order addresses are written in MAR0 and MAR1, every read or write operation to MRR or MWR will increment the address that is stored in MAR0 and MAR1. Thus it is possible to read or write data strings within the auxiliary RAM without rewriting the addresses between 2 data bytes. The auto-increment feature is operational on the whole length of the RAM. In case of overflow, the count starts again at address 00H.

# Output Ports Extension Register (PER, address 7, write only; all bits cleared after reset)

In this register, the four low order bits control the activation of the card. The four high order bits D4, D5, D6 and D7 each control auxiliary  $\pm 2$  mA push-pull output ports, which can be used for any purpose (LEDs, control signals, etc.). The electrical state of a port is HIGH if the bit is LOW, and LOW if the bit is HIGH. The bits are cleared after reset making the ports HIGH.

#### Activation sequence

When the card is inactive, pins  $V_{CC}$ , CLK, RST and I/O are LOW, having low impedance with respect to GND. The step-up converter is stopped. The I/O is configured in reception mode with a high impedance path to the ISO 7816 UART. Any spurious pulses from the card during power-up will have no effect until I/O is enabled. When requirements are fulfilled (correct voltage supply, card present, no hardware problems), the microcontroller may initiate an activation sequence by setting bit CMDVCC HIGH (t<sub>0</sub>).

- The step-up converter starts (t1)
- V<sub>CC</sub> starts rising from 0 to 5 V or to 3 V with a controlled rise time of typically 0.16 V/ $\mu$ s (t<sub>2</sub>)
- I/O, contacts C4 and C8 buffers are enabled (t\_3); integrated pull-up resistors of 10 k $\Omega$  are connected to  $V_{CC}$
- CLK is sent to the card (t<sub>4</sub>)
- RST buffer is enabled (t<sub>5</sub>).

In order to allow a precise count of clock pulses during ATR in manual mode, a defined time window  $(t_3/t_5)$  is opened where the clock may be sent to the card using RSTIN. Beyond this window, RSTIN does not respond to a clock pulse, and only monitors the card's RST contact.


In automatic mode (ATREN set HIGH), RST is monitored by the TDA8006, RSTIN is inactive and CLK is output by the TDA8006 at  $t_3$ . RST is LOW. If the card has not responded within the period of 40100 CLK pulses for versions C2 and C3 (45000 for version C1), RST is set HIGH for a maximum of 40100 CLK pulses for versions C2 and C3 (45000 for version C1).


It is also possible to customize the activation sequence by keeping CLK STOP LOW with RSTIN LOW beyond  $t_5$ , and then output CLK using the CLK configuration.

The sequencer is clocked by  $\frac{1}{64}f_{INT}$  which gives a time interval T of typically 25  $\mu$ s. Thus  $t_1 = 0$  to  $\frac{1}{64}T$ ,  $t_2 = t_1 + T$ ,  $t_3 = t_1 + 4T$ ,  $t_4 = t_3$  to  $t_5$  and  $t_5 = t_1 + 7T$ .

TDA8006

# Multiprotocol IC Card coupler





# TDA8006


#### **Deactivation sequence**

When the session has completed, the microcontroller sets CMDVCC LOW ( $t_{10}$ ). The circuit then executes an automatic deactivation sequence:

- Card reset (RST goes LOW) (t<sub>11</sub>)
- Clock is stopped (t<sub>12</sub>)
- I/O goes LOW (t<sub>13</sub>)
- $V_{CC}$  falls to 0 V with typically 0.16 V/µs slew rate (t<sub>14</sub>)
- The step-up converter is stopped and CLK, RST, V<sub>CC</sub> and I/O become low impedance to GND (t<sub>15</sub>).

 $t_{11} = t_{10} + \frac{1}{64}T$ ,  $t_{12} = t_{11} + \frac{1}{2}T$ ,  $t_{13} = t_{11} + T$ ,  $t_{14} = t_{11} + \frac{3}{2}T$ ,  $t_{15} = t_{11} + 5T$ .

 $t_{de}$  is the time that  $V_{CC}$  requires to fall to less than 0.3 V.



#### Protection

The main hardware fault conditions monitored by the circuit are:

- Overcurrent on V<sub>CC</sub>
- Short circuits between  $V_{\mbox{\scriptsize CC}}$  and other contacts
- Card take-off during transaction.

When one of these problems is detected, the security logic block sets the OFF bit LOW which generates an interrupt warning the microcontroller and initiates an automatic deactivation of the contacts.

When the deactivation has completed and CMDVCC has been set LOW, the OFF bit goes HIGH, unless the problem was caused by a card extraction, in which case it remains LOW until a card is inserted.

# 

#### Auxiliary contacts C4 and C8

The auxiliary contacts C4 and C8 are controlled by ports P34 and P35 through two identical pseudo-bidirectional I/O lines.

In the Idle state, port P34 is pulled HIGH to V<sub>DD</sub> by an integrated 20 k $\Omega$  resistor and C4 is pulled HIGH to V<sub>CC</sub> by an integrated 10 k $\Omega$  resistor. This allows operation with a V<sub>CC</sub> value of 3 V and a V<sub>DD</sub> value of 5 V. The first side on which a falling edge occurs becomes the master. An anti-latch circuit disables the detection of a falling edge on the other side, which becomes the slave.

After a delay of approximately 200 ns  $(t_d)$ , the N transistor on the slave side is turned on which transmits the '0' present on the master side. When the master side goes back to logic 1, the P transistor on the slave side is turned on during  $t_d$ , and then both sides return to their idle states.

The maximum frequency on the I/O lines is 1 MHz.

# TDA8006

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDA</sub>	analog supply voltage		-0.5	+6.5	V
V <sub>DDD</sub>	digital supply voltage		-0.5	+6.5	V
V <sub>n1</sub>	all input voltages except S1, S2 and VUP		-0.5	V <sub>DD</sub> + 0.5	V
V <sub>n2</sub>	voltage on pins S1, S2 and VUP		-0.5	+7.5	V
I <sub>n1</sub>	DC current into XTAL1, XTAL2, P30/RXD, P31/TXD, RESET, P33/INT1, P36/WR, P37/RD, P00 to P07, P20 to P27, P10/T2, P11/T2EX, EA, ALE, PSEN, CDELAY, PRES, INHIB, CLKOUT and TEST		-5	+5	mA
I <sub>n3</sub>	DC current from or to pins S1, S2 and VUP		-200	+200	mA
I <sub>n6</sub>	DC current from or to $\overline{K0}$ to $\overline{K3}$		-5	+5	mA
I <sub>n7</sub>	DC current from or into pin ALARM (according to option choice)	see Table 12	-5	+5	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -20$ to +85 °C			
	QFP44		_	400	mW
	QFP64		_	500	mW
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		_	140	°C
V <sub>esd</sub>	electrostatic discharge	on pins I/O, V <sub>CC</sub> RST, CLK, C4, C8 and PRES	-6	+6	kV
		on other pins	-2	+2	kV

#### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air		
	QFP64		51	K/W
	QFP44		64	K/W

# TDA8006

#### CHARACTERISTICS

 $V_{DD}$  = 5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; for general purpose I/O ports refer to 80CE560 data sheet; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	1		•		•	
V <sub>DDA</sub>	analog supply voltage		4.2	_	6.0	V
V <sub>DDD</sub>	digital supply voltage		4.2	-	6.0	V
I <sub>DD(pd)</sub>	supply current in power-down mode	$V_{DD} = 5$ V; card inactive; note 1	_	-	250	μA
I <sub>DD(sm)</sub>	supply current in sleep mode	card powered, microcontroller in power-down mode but with clock stopped; note 1	-	-	1500	μA
I <sub>DD(om)</sub>	supply current operating mode	$\begin{split} I_{CC} &= 65 \text{ mA; } f_{xtal} = 20 \text{ MHz;} \\ f_{clk} &= 10 \text{ MHz; } f_{osc} = 20 \text{ MHz;} \\ f_{CLKOUT} &= 20 \text{ MHz; } 5 \text{ V card;} \\ notes 1 \text{ and } 2 \end{split}$	130	_	180	mA
		$\begin{split} I_{CC} &= 65 \text{ mA; } f_{xtal} = 20 \text{ MHz;} \\ f_{clk} &= 10 \text{ MHz; } f_{osc} = 20 \text{ MHz;} \\ f_{CLKOUT} &= 20 \text{ MHz; } 3 \text{ V card;} \\ notes 1 \text{ and } 2 \end{split}$	65	-	90	mA
		unloaded; $f_{xtal} = 20 \text{ MHz}$ ; $f_{clk} = 5 \text{ MHz}$ ; $f_{osc} = 10 \text{ MHz}$ ; $f_{CLKOUT} = 5 \text{ MHz}$ ; 5 V card; notes 1 and 2	1	-	6	mA
		unloaded; $f_{xtal} = 20 \text{ MHz}$ ; $f_{clk} = 5 \text{ MHz}$ ; $f_{osc} = 10 \text{ MHz}$ ; $f_{CLKOUT} = 5 \text{ MHz}$ ; $3 \text{ V card}$ ; notes 1 and 2	0.5	_	4	mA
V <sub>th(VDD)</sub>	threshold voltage on V <sub>DD</sub> (falling)		3.6	-	3.95	V
V <sub>hys(VthVDD)</sub>	hysteresis on V <sub>th(VDD)</sub>		50	-	250	mV
V <sub>th(CDELAY)</sub>	threshold voltage on pin CDELAY		_	1.38	-	V
V <sub>CDELAY</sub>	voltage on pin CDELAY		_	-	V <sub>DD</sub>	V
ICDELAY	output current at pin CDELAY	pin grounded (charge)	-	-1	-	μA
		V <sub>CDELAY</sub> = V <sub>DD</sub> (discharge)	-	2	-	mA
t <sub>W</sub>	ALARM pulse width	C <sub>CDELAY</sub> = 10 nF	-	10	-	ms
ALARM (op	en drain active HIGH or LOW o	output)				
I <sub>OH</sub>	HIGH-level output current	active LOW option; $V_{OH} = 5 V$	-	-	10	μA
V <sub>OL</sub>	LOW-level output voltage	active LOW option; I <sub>OL</sub> = 2 mA	-0.3	_	+0.4	V
I <sub>OL</sub>	LOW-level output current	active HIGH option; $V_{OL} = 0 V$	-	-	-10	μA
V <sub>OH</sub>	HIGH-level output voltage	active HIGH option; $I_{OH} = -2 \text{ mA}$	V <sub>DD</sub> – 0.8	_	V <sub>DD</sub> + 0.3	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Crystal os	cillator	1			1	
f <sub>xtal</sub>	crystal frequency		4	-	25	MHz
f <sub>ext</sub>	frequency of external signal applied on pin XTAL1		0	-	25	MHz
CLKOUT						-
f <sub>CLKOUT</sub>	frequency on pin CLKOUT		0	_	25	MHz
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 5 mA	_	_	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -5 mA	V <sub>DD</sub> – 1	_	-	V
t <sub>o(r)</sub>	output rise time	C <sub>L</sub> = 60 pF	-	-	10	ns
t <sub>o(f)</sub>	output fall time	C <sub>L</sub> = 60 pF	-	-	10	ns
δ	duty factor	C <sub>L</sub> = 60 pF	40	-	60	%
Step-up co	nverter	-		•		-
f <sub>INT</sub>	internal oscillation frequency		2	2.5	3	MHz
V <sub>VUP</sub>	voltage on pin VUP		-	6.5	-	V
Reset outp	out to the card (pin RST)				•	_
V <sub>o(RST)</sub>	output voltage	inactive mode; no load	0	_	0.1	V
x ,		inactive mode; $I_{o(RST)} = 1 \text{ mA}$	0	_	0.3	V
I <sub>o(RST)</sub>	output current	when inactive and pin grounded	0	-	-1	mA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 200 μA	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -200 μA	$V_{CC} - 0.7$	-	V <sub>CC</sub>	V
t <sub>r</sub>	rise time	C <sub>L</sub> = 30 pF	-	-	0.1	μs
t <sub>f</sub>	fall time	C <sub>L</sub> = 30 pF	-	-	0.1	μs
Clock outp	out to the card (pin CLK)					
V <sub>o(CLK)</sub>	output voltage	inactive mode; no load	0	_	0.1	V
		inactive mode; I <sub>o(CLK)</sub> = 1 mA	0	-	0.3	V
I <sub>o(CLK)</sub>	output current	when inactive and pin grounded	0	-	-1	mA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 200 μA	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -200 μA	$V_{CC} - 0.5$	-	V <sub>CC</sub>	V
t <sub>r</sub>	rise time	C <sub>L</sub> = 30 pF	-	-	8	ns
t <sub>f</sub>	fall time	C <sub>L</sub> = 30 pF	-	-	8	ns
f <sub>CLK</sub>	clock frequency	1.25 MHz idle configuration	1	1.25	1.5	MHz
		operational	0	-	10	MHz
δ	duty factor	C <sub>L</sub> = 30 pF	45	-	55	%
SR	slew rate (rise and fall)	C <sub>L</sub> = 30 pF	0.2	-	-	V/ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Card suppl	<b>y voltage (pin V<sub>CC</sub>);</b> note 3				1	I
V <sub>O(VCC)</sub>	card supply output voltage	inactive				
- ( /		no load	0	_	0.1	V
		$I_{O(VCC)} = 1 \text{ mA}$	0	_	0.3	V
		pin grounded	0	_	_1	mA
		active				
		I <sub>CC</sub> < 65 mA; 5 V card	4.75	5	5.25	V
		I <sub>CC</sub> < 65 mA; 3 V card	2.8	3	3.2	V
		current pulses of 40 nAs with $I_{CC}$ < 200 mA; t < 400 ns; f < 20 MHz; 5 V card	4.6	_	5.4	V
		current pulses of 24 nAs with $I_{CC}$ < 200 mA; t < 400 ns; f < 20 MHz; 3 V card	2.75	_	3.25	V
I <sub>O(VCC)</sub>	card supply output current	from 0 to 3 or 5 V	_	-	65	mA
		V <sub>CC</sub> short circuited to GND	_	-	250	mA
I <sub>CC(sd)</sub>	shutdown current at pin $V_{CC}$		_	-80	-	mA
SR	slew rate	up or down (capacitor = 100 to 300 nF)	0.10	0.16	0.22	V/µs
Data line (p	<b>bin I/O);</b> note 4					
V <sub>o(I/O)</sub>	output voltage	inactive				
		no load	0	-	0.1	V
		$I_{o(I/O)} = 1 \text{ mA}$	_	-	0.3	V
I <sub>o(I/O)</sub>	output current	inactive and pin grounded	0	-	-1	mA
V <sub>OL</sub>	LOW-level output voltage	I/O configured as output; I <sub>OL</sub> = 1 mA	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	I/O configured as output; $I_{OH} < -50 \ \mu A$	0.8V <sub>CC</sub>	-	V <sub>CC</sub> + 0.25	V
V <sub>IL</sub>	LOW-level input voltage	I/O configured as input	-0.3	_	+0.8	V
V <sub>IH</sub>	HIGH-level input voltage	I/O configured as input	1.5	_	V <sub>CC</sub>	V
IIL	LOW-level input current	$V_{IL} = 0 V$	_	_	-600	μA
I <sub>LIH</sub>	HIGH-level input leakage current	V <sub>IH</sub> = V <sub>CC</sub>	-	-	20	μA
t <sub>i(r)</sub>	input rise time	C <sub>L</sub> = 30 pF	_	-	1	μs
t <sub>i(f)</sub>	input fall time	C <sub>L</sub> = 30 pF	_	_	1	μs
t <sub>o(r)</sub>	output rise time	C <sub>L</sub> = 30 pF	_	-	0.1	μs
t <sub>o(f)</sub>	output fall time	C <sub>L</sub> = 30 pF	_	-	0.1	μs
R <sub>pu(int)</sub>	internal pull-up resistance between I/O and V <sub>CC</sub>		8	10	13	kΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Auxiliary c	ard contacts (C4 and C8); note	5	1		1	
V <sub>o(C4,C8)</sub>	output voltage	inactive				
,		no load	0	_	0.1	V
		$I_{o(C4,C8)} = 1 \text{ mA}$	_	-	0.3	V
I <sub>o(C4,C8)</sub>	output current	inactive and pin grounded	-	-	-1	mA
V <sub>OL</sub>	LOW-level output voltage	C4 or C8 configured as output; $I_{OL} = 1 \text{ mA}$	0	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	C4 or C8 and I/O configured as output; $I_{OH}$ < –50 $\mu$ A	0.8V <sub>CC</sub>	-	V <sub>CC</sub> + 0.25	V
V <sub>IL</sub>	LOW-level input voltage	C4 or C8 configured as input	-0.3	-	+0.8	V
VIH	HIGH-level input voltage	C4 or C8 configured as input	1.5	_	V <sub>CC</sub>	V
IIL	LOW-level input current	V <sub>IL</sub> = 0 V	-	-	-600	μA
I <sub>LIH</sub>	HIGH-level input leakage current	$V_{IH} = V_{CC}$	-	-	20	μA
t <sub>i(r)</sub>	input rise time	C <sub>L</sub> = 30 pF	-	-	1	μs
t <sub>i(f)</sub>	input fall time	C <sub>L</sub> = 30 pF	-	-	1	μs
t <sub>o(r)</sub>	output rise time	C <sub>L</sub> = 30 pF	-	-	0.1	μs
t <sub>o(f)</sub>	output fall time	C <sub>L</sub> = 30 pF	-	—	0.1	μs
t <sub>d</sub>	delay between falling edge on P34 and C4 (or C4 and P34)		-	-	200	ns
R <sub>pu(int)</sub>	internal pull-up resistance between C4 and $V_{CC}$ and C8 and $V_{CC}$		8	10	13	kΩ
f <sub>(max)</sub>	maximum frequency on C4 or C8		_	-	1	MHz
Timing			•			•
t <sub>act</sub>	activation sequence duration		-	-	225	μs
t <sub>de</sub>	deactivation sequence duration		-	-	100	μs
t <sub>3(start)</sub>	start of the window for sending clock to the card		-	-	130	μs
t <sub>5(end)</sub>	end of the window for sending clock to the card		145	-	-	μs
Output por	ts from extension ( $\overline{K0}$ to $\overline{K3}$ )					
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -2 mA	V <sub>DD</sub> – 1	_	_	V

# TDA8006

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Card prese	nce input (pin PRES)	•	•			•
V <sub>IL</sub>	LOW-level input voltage		_	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	_	_	V
I <sub>LIL</sub>	LOW-level input leakage current	$V_i = 0 V$	-	-	20	μA
I <sub>LIH</sub>	HIGH-level input leakage current	$V_i = V_{DD}$	-	-	20	μA

#### Notes

- 1.  $I_{DD}$  in all configurations include the current at pins  $V_{DD}$ ,  $V_{DDA}$  and  $V_{DDRAM}$ .
- 2. Values given for program executed from internal ROM. Current consumption may be higher if program is executed from external ROM or if charges are present on I/O ports.
- 3. A ceramic multilayer capacitor having a minimum value of 100 nF with a low ESR should be used to obtain these specifications.
- 4. The I/O line has an integrated 10 k $\Omega$  pull-up resistor at pin V\_{CC}.
- 5. Pins C4 and C8 have integrated 10 k $\Omega$  pull-up resistors at pin V<sub>CC</sub>; ports P34 and P35 have integrated 20 k $\Omega$  pull-up resistors at pin V<sub>DD</sub>.

#### OPTIONS

#### Table 12 Options


FEATURES	OPTIONS	
Alarm	active HIGH	active LOW
Presence	active HIGH	active LOW
MOVEC protection	on	off

Philips Semiconductors

# Product specification

# Multiprotocol IC Card coupler

# TDA8006




ယ္သ


2000 Feb 21

\_

# TDA8006

#### PACKAGE OUTLINES





#### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

# TDA8006

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD	
FACKAGE	WAVE	REFLOW <sup>(1)</sup>
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA8006

NOTES

TDA8006

NOTES

# Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2000 SCA 69 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/03/pp40


Date of release: 2000 Feb 21

Document order number: 9397 750 06361

Let's make things better.







Tel. +381 11 3341 299, Fax.+381 11 3342 553

Internet: http://www.semiconductors.philips.com

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com