捷多邦,专业PCB打**SN54LV404046以SN**74LV4040A 12-BIT ASYNCHRONOUS BINARY COUNTERS


SCES226A - APRIL 1999 - REVISED SEPTEMBER 1999

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Ceramic (J) DIPs


description

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

SN54LV4040A . . . J OR W PACKAGE SN74LV4040A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV4040A . . . FK PACKAGE (TOP VIEW)




NC – No internal connection

The SN54LV4040A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV4040A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)


INP	UTS	FUNCTION
CLK	CLR	FUNCTION
1	L	No change
1	0.14	Advance to next stage
X	Н	All outputs L

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCES226A - APRIL 1999 - REVISED SEPTEMBER 1999

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{Cl}$	c)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3)		
	DB package	82°C/W
	DGV package	120°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54L	V4040A	SN74L	V4040A	LINIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
VIH	nigh-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
V/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		V _{CC} ×0.3	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3		V _{CC} ×0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		V _{CC} ×0.3	
٧ı	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	√VCC	0	Vcc	V
		V _{CC} = 2 V	7	-50		-50	μΑ
1	High level cutout current	V _{CC} = 2.3 V to 2.7 V	2	-2		-2	
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	0	-6		-6	mA
		V _{CC} = 4.5 V to 5.5 V	Q	-12		-12	
		V _{CC} = 2 V		50		50	μΑ
la.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		V _{CC} = 4.5 V to 5.5 V		12		12	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature	<u> </u>	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54LV4040A, SN74LV4040A 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCES226A - APRIL 1999 - REVISED SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	<u> </u>	SN54LV4040A	SN74LV4040A	UNIT
PARAMETER	TEST CONDITIONS	v _{CC}	MIN TYP MA	X MIN TYP MAX	ONII
	IOH = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
\/a	I _{OH} = -2 mA	2.3 V	2	2	. ,
Voн	I _{OH} = -6 mA	3 V	2.48	2.48]
	I _{OH} = -12 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0	1 0.1	
\/o:	$I_{OL} = 2 \text{ mA}$	2.3 V	0	4 0.4	V
VOL	I _{OL} = 6 mA	3 V	0.4	4 0.44]
	I _{OL} = 12 mA	4.5 V	0.5	0.55	
lj	$V_I = V_{CC}$ or GND	5.5 V	0	±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	2	20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0 V		5 5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V	1.9	1.9	pF
L G	AL = ACC OL GIAD	5 V	1.8	1.8	PΓ

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV	4040A	SN74LV	4040A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low	7		7	S'M	7		no
τ _W	ruise duration	CLR high	6.5		6.5		6.5		ns
t _{su}	Setup time	CLR inactive before CLK↓	6.5		6.5		6.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV	4040A	SN74LV	4040A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low	5		5	N. W	5		20
t _W	Fulse duration	CLR high	5		- 5		5		ns
t _{su}	Setup time	CLR inactive before CLK↓	5		5		5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54LV	4040A	SN74LV	4040A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Pulse duration	CLK high or low	5		5	5/4	5		no
¹w	Pulse duration	CLR high	5		- (5)	11 ₁	5		ns
t _{su}	Setup time	CLR inactive before CLK↓	5		5		5		ns



SCES226A - APRIL 1999 - REVISED SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54LV	4040A	SN74LV	4040A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF*	50	115		40		40		MHz
fmax			C _L = 50 pF	40	95		35	3	35		IVITIZ
tPLH*	01.14		C _I = 15 pF		8.7	19.4	1	23	1	23	ns
tPHL*	CLK	Q_A	CL = 15 pr		8.7	19.4	1	23	1	23	115
tPHL*	CLR	Any Q	C _L = 15 pF		9.3	19.9	1/	24	1	24	ns
^t PLH	CLK	_	C ₁ = 50 pF		10.5	24.1	77	28	1	28	ns
^t PHL	CLK	Q_{A}	GL = 30 pr		10.5	24.1	01	28	1	28	115
t _{PHL}	CLR	Any Q	C _L = 50 pF		11.7	24.5	Q 1	28	1	28	ns
Δt_{pd}	Qn	Q _{n+1}	C _L = 50 pF		1.7	5.9		7		7	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV	4040A	SN74LV	4040A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
£			C _L = 15 pF*	75	160		75		75		MHz
f _{max}			C _L = 50 pF	55	130		50	3	50		IVITIZ
tPLH*	01.14		C 15 pF		6.1	11.9	1	14	1	14	ns
t _{PHL} *	CLK	Q _A	C _L = 15 pF		6.1	11.9	1	14	1	14	115
tPHL*	CLR	Any Q	C _L = 15 pF		7.1	12.8	1/	15	1	15	ns
t _{PLH}	CLK		C 50 pF		7.5	15.4	77	17.5	1	17.5	20
tPHL	CLK	Q_A	C _L = 50 pF		7.5	15.4	0 1	17.5	1	17.5	ns
^t PHL	CLR	Any Q	C _L = 50 pF		9	16.3	2 1	18.5	1	18.5	ns
Δt_{pd}	Qn	Q _{n+1}	C _L = 50 pF		1.2	4.4	·	5		5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54LV	4040A	SN74LV	4040A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C _L = 15 pF*	150	235		125		125		MHz
fmax			C _L = 50 pF	95	185		80	3	80		IVITIZ
t _{PLH} *	01.14		C 15 pF		4.2	7.3	1	8.5	1	8.5	ns
tPHL*	CLK	Q_{A}	C _L = 15 pF		4.2	7.3	1	8.5	1	8.5	115
^t PHL*	CLR	Any Q	C _L = 15 pF		5.3	8.6	1/	10	1	10	ns
t _{PLH}	01.14		C. = 50 pE		5.3	9.3	77	10.5	1	10.5	ns
^t PHL	CLK	Q_A	$C_L = 50 \text{ pF}$		5.3	9.3	O 1	10.5	1	10.5	115
t _{PHL}	CLR	Any Q	C _L = 50 pF		6.8	10.6	2 1	12	1	12	ns
Δt_{pd}	Q _n	Q _{n+1}	$C_L = 50 pF$		0.8	3.1		3.5		3.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV4040A, SN74LV4040A 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCES226A - APRIL 1999 - REVISED SEPTEMBER 1999

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)


	PARAMETER	SN7	4LV404	0A	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic VOL		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST COI	NDITIONS	VCC	TYP	UNIT
Cara	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	11.9	pF
Cpd	i owei dissipation capacitance	CL = 50 pr,	1 – 10 101112	5 V	13.1	ρi

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated