查询SN54LV540AFK供应商

捷多邦,专业PCB打样_SN5442/0540A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS409B – APRIL 1998 – REVISED NOVEMBER 1998

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

The 'LV540A devices are octal buffers/drivers designed for 2-V to 5.5-V V_{CC} operation.

These devices are ideal for driving bus lines or buffer memory address registers. They feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V _{CC} through a pullup	
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.	

The SN54LV540A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV540A is characterized for operation from -40°C to 85°C. FUNCTION TABLE

	FUNCT (each b	ION TAE	
- 55	INPUTS	OUTPUT	
OE1	OE2	Α	Y
0.0.0	L	L	Н
 L	L	Н	L
Н	Х	Х	Z
Х	Н	Х	Z

Δ	4	

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.



SN54LV540A J OR W PACKAGE
SN74LV540A DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)

OE1	1	U	20	Vcc
A1 [2		19	OE2
A2 [3		18] Y1
A3 [4		17] Y2
A4 [5		16] Y3
A5 [6		15] Y4
A6 [7		14] Y5
A7 [8		13] Y6
A8 [9		12] Y7
GND [10		11] Y8


SN54LV540A . . . FK PACKAGE (TOP VIEW)

A2 A1 OE1 OE2 OE2	
A3 A3 A4 A4 A4 A5 A5 A5 A6 A6 A6 A7 A7 B A6 A7 B A7 B A7 A7 B A7 A7 A7 A7 A7 A7 A7 A7 A7 A7	

Copyright © 1998, Texas Instruments Incorporated


SN54LV540A, SN74LV540A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS409B – APRIL 1998 – REVISED NOVEMBER 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Input voltage range, V _I (see Note 1) Output voltage range applied in the high or low sta Output voltage range applied in high-impedance of Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) Continuous output current, I_O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND Package thermal impedance, θ_{JA} (see Note 3): D	-0.5 V to 7 V -0.5 V to 7 V ate, V _O (see Notes 1 and 2)0.5 V to V _{CC} + 0.5 V or power-off state, V _O (see Note 1)0.5 V to 7 V -20 mA ±50 mA ±50 mA ±35 mA ±70 mA DB package
Storage temperature range, I _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV540A, SN74LV540A **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCLS409B – APRIL 1998 – REVISED NOVEMBER 1998

			SN54L	.V540A	SN74L	SN74LV540A		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
	Llich lovel input veltere	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v	
VIH	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		0.5		
\ <i>\</i>	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v	
VIL	Low-level input voltage	$V_{CC} = 3 V$ to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v	
		V_{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage	High or low state	0	Vcc	0	VCC	V	
		3-state	0	5.5	0	5.5	V	
		$V_{CC} = 2 V$	20	-50		-50	μΑ	
lau	High-level output current	V_{CC} = 2.3 V to 2.7 V	20	-2		-2		
ЧОН	nigh-level output current	$V_{CC} = 3 V$ to 3.6 V	Q.	-8		-8	mA	
^v о ⁱ он		V_{CC} = 4.5 V to 5.5 V		-16		-16		
		$V_{CC} = 2 V$		50		50	μΑ	
le.	Low-level output current	V_{CC} = 2.3 V to 2.7 V		2		2		
IOL	Low-level output current	$V_{CC} = 3 V$ to 3.6 V		8		8	mA	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		16		16		
		V_{CC} = 2.3 V to 2.7 V	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V_{CC} = 3 V to 3.6 V	0	100	0	100	ns/V	
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20		
ТА	Operating free-air temperature		-55	125	-40	85	°C	

recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LV540A	SN74LV540A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
Vон	$I_{OH} = -8 \text{ mA}$	3 V	2.48	2.48	v
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
Ve	$I_{OL} = 2 \text{ mA}$	2.3 V	0.4	0.4	V
VOL	I _{OL} = 8 mA	3 V	0.44	0.44	v
	I _{OL} = 16 mA	4.5 V	S 0.55	0.55	
lj	$V_I = V_{CC}$ or GND	5.5 V	±1	±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V	2 ±5	±5	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V	20	20	μA
loff	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	5	5	μA
C.	V _I = V _{CC} or GND	3.3 V	2.5	2.5	pF
Ci		5 V	2.5	2.5	ΡF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C			SN54LV540A		SN74LV540A		UNIT
	(INPUT) (OUTPU	(OUTPUT)	(OUTPUT) CAPACITANCE		TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	А	Y			5.6	12	1	14.5	1	14.5	
t _{en} *	OE	Y	C _L = 15 pF		7.8	17.4	1	21	1	21	ns
^t dis [*]	OE	Y	1 1		5.7	16	1	x 19	1	19	
^t pd	А	Y			7.9	16.8	1	18.5	1	18.5	
t _{en}	OE	Y			10.1	22.2	24	25.5	1	25.5	
^t dis	OE	Y	C _L = 50 pF		8.1	22.3	01	25.5	1	25.5	ns
tsk(o) [†]						2	Q.			2	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C			SN54LV540A		SN74L	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd [*]	A	Y			4.1	7	1	8.5	1	8.5	
t _{en} *	OE	Y	C _L = 15 pF		5.6	10.5	1	12.5	1	12.5	ns
^t dis [*]	OE	Y			4.2	10.5	1	12.5	1	12.5	
^t pd	A	Y			5.8	10.5	1	12	1	12	
t _{en}	OE	Y	0 50 5		7.3	14	240	16	1	16	
^t dis	OE	Y	C _L = 50 pF		5.8	15.4	01	17.5	1	17.5	ns
^t sk(o) [†]						1.5	Q			1.5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	LOAD $T_A = 25^{\circ}C$		SN54LV540A		SN74L	UNIT		
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd [*]	A	Y			3	5	1	6	1	6	
^t en [*]	OE	Y	CL = 15 pF		4.1	7.2	1	8.5	1	8.5	ns
^t dis [*]	OE	Y			2.9	7	1	8	1	8]
^t pd	A	Y			4.2	7	1	8	1	8	
^t en	OE	Y			5.3	9.2	Ju C	10.5	1	10.5	
^t dis	OE	Y	C _L = 50 pF		3.5	8.8	Q1	10	1	10	ns
t _{sk(o)} †						1	Q			1	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] Skew between any two outputs of the same package switching in the same direction

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER		SN74LV540A		
			TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.54	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.28	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		3.03		V
VIH(D)	High-level dynamic input voltage	2.3			V
VIL(D)	Low-level dynamic input voltage			0.97	V

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS		V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF,	f = 10 MHz	3.3 V	10	pF
		Outputs enabled			5 V	11	



SN54LV540A, SN74LV540A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCLS409B - APRIL 1998 - REVISED NOVEMBER 1998



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_Q = 50 Ω, t_f ≤ 3 ns, t_f ≤ 3 ns.

- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp_{ZL} and tp_{ZL} are the same as t_{en} .
- G. t_{PLL} and t_{PLH} are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated