SCAS566G - MARCH 1996 - REVISED JUNE 1998

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16240A is characterized for operation from -40°C to 85°C. WWW.DZSG.CO



		$\overline{}$	
10E [1	48	20E
1Y1 [2		1A1
1Y2	3		1A2
GND [4	45] GND
1Y3 [5] 1A3
1Y4 [6] 1A4
V _{CC} [7] v _{cc}
2Y1 [8] 2A1
2Y2 [9		2A2
GND [] GND
2Y3 [38] 2A3
2Y4 [2A4
3Y1 [3A1
3Y2 [14		3A2
GND [15] GND
3Y3 [16		3A3
3Y4 [32] 3A4
V _{CC} [4Y1 [18	31] v _{cc}
		30] 4A1
4Y2 [29	4A2
GND [28] GND
4Y3 [] 4A3
4Y4 [4A4
40E [24	25	3OE
		_	

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


and Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 4-bit buffer)

INPUTS		OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. The value of $V_{\hbox{CC}}$ is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

SN74LVCH16240A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS566G - MARCH 1996 - REVISED JUNE 1998

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
\/00	Supply voltage	Operating	1.65	3.6	V			
Vcc	Supply voltage	Data retention only	1.5		V			
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}					
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2					
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		V _{CC} = 2.7 V to 3.6 V		0.8				
VI	Input voltage		0	5.5	V			
\/-	Output voltage	High or low state	0	Vcc	V			
Vo		3 state	0	5.5	v			
	High-level output current	V _{CC} = 1.65 V		-4				
		V _{CC} = 2.3 V		-8]^ [
ЮН		V _{CC} = 2.7 V		-12	mA			
		V _{CC} = 3 V		-24				
		V _{CC} = 1.65 V		4				
	Low-level output current	V _{CC} = 2.3 V		8	m Λ			
lOL		V _{CC} = 2.7 V		12	mA			
		VCC = 3 V		24				
Δt/Δν	Input transition rise or fall rate		0	10	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITI	ONS	VCC	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
Vall	I _{OH} = -8 mA	2.3 V	1.7			V	
VOH	I _{OH} = -12 mA		2.7 V	2.2			V
	10H = -12 111A	3 V	2.4				
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
	I _{OL} = 4 mA		1.65 V			0.45	
VOL	I _{OL} = 8 mA		2.3 V			0.7	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
lį	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
	V _I = 0.58 V		1.65 V	‡			
	V _I = 1.07 V	1.03 V	‡				
	V _I = 0.7 V		2.3 V	45			
I _I (hold)	V _I = 1.7 V		2.5 V	-45			μΑ
	V _I = 0.8 V	3 V	75				
	$V_{I} = 2 V$ $V_{I} = 0 \text{ to } 3.6 \text{ V}$		3 v	- 75			
			3.6 V			±500	
l _{off}	V_I or $V_O = 5.5 V$		0			±10	μΑ
loz	V _O = 0 to 5.5 V		3.6 V			±10	μΑ
	V _I = V _{CC} or GND	1- 0	3.6 V			20	
'CC	$\begin{array}{c} \text{ICC} & \begin{array}{c} 1 & \text{ICC} & \text{STATE} \\ \hline 3.6 & \text{V} \leq \text{V}_1 \leq 5.5 & \text{V}^{\P} \end{array}$	I _O = 0 3.6 \	3.6 V			20	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μΑ
Ci	$V_I = V_{CC}$ or GND		3.3 V		5		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6		pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =				V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(INPUT) (OUTPUT	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	^t pd	Α	Υ	‡	‡	‡	‡		5	1	4.2	ns
	t _{en}	ŌE	Υ	‡	‡	‡	‡		5.8	1.5	4.7	ns
Г	^t dis	ŌĒ	Υ	‡	‡	‡	‡		6.6	1.5	5.9	ns

[‡] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication.

 $[\]S$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[¶] This applies in the disabled state only.

SN74LVCH16240A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS566G – MARCH 1996 – REVISED JUNE 1998


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
		CONDITIONS	TYP	TYP	TYP			
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	34	pF	
opa	per buffer/driver	Outputs disabled	1 = 10 WITZ	†	†	3	h.	

[†] This information was not available at the time of publication.

SCAS566G - MARCH 1996 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCAS566G - MARCH 1996 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated