查询SN74LVCH16540A供应商

专业PCB打样工厂 ,24小时**SN74送/CH16540A 16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS569G - MARCH 1996 - REVISED JUNE 1998

48 10E2

47 1A1

46 1A2

45 GND

44 🛛 1A3

43 🚺 1A4

42 VCC

41 🛛 1A5

40 **1** 1A6

39 GND

38 **1** 1A7

37 A 1A8

36 2A1

35 2A2

34 GND

33 2A3

32 2A4

31 🛛 V_{CC}

30 2A5

29 2A6

28 GND

27 27 2A7

26 2A8

25 20E2

DGG OR DL PACKAGE

(TOP VIEW)

10E1

1Y1 L 2

GND

1Y3 L 5

1Y4 6

Vcc

1Y5 L 8

1Y6 🛛 9

GND 🛛 10

1Y7 🛛 11

1Y8 12

2Y1 13

2Y2 14

GND 15

2Y3 16

2Y4 17

2Y5 [] 19

2Y6 20

2Y7 22

2Y8 🛛 23

GND L

20E1

18 Vcc

21

24

1Y2 3

4

- Member of the Texas Instruments Widebus[™] Family
- **EPIC[™]** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25° C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Outputs, Permitting . Live Insertion
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation, and provides a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. W.DZSC

The SN74LVCH16540A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 8-bit section)

	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	Н						
L	L	Н	L						
Н	Х	Х	Z						
Х	н	Х	7						

logic symbol[†]

1051	1	&			
10E1	48	ũ	EN1		
10E2	24				
2 <mark>0E1</mark>		&	EN2		
20E2	25		LINZ		
		L	' _		
1Δ1	47			2	- 171
142	46	1	1 •	3	. 172
142	44			5	472
143	43			6	- 113
1A4	41			8	· 1Y4
1A5	40			9	· 1Y5
1A6	38			11	- 1Y6
1A7	37			12	- 1Y7
1A8				12	- 1Y8
2A1	30	1	2 ▽	13	- 2Y1
242	35			14	- 2Y2
243	33			16	. 272
2A3	32			17	213
2A4	30			19	214
2A5	29			20	· 2Y5
2A6	27			22	- 2Y6
2A7				22	· 2Y7
2A8	20			23	- 2Y8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS569G - MARCH 1996 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O	
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

MIN MAX UNIT 1.65 3.6 Operating V Vcc Supply voltage Data retention only 1.5 V_{CC} = 1.65 V to 1.95 V $0.65 \times V_{CC}$ V_{CC} = 2.3 V to 2.7 V 1.7 V Vін High-level input voltage V_{CC} = 2.7 V to 3.6 V 2 V_{CC} = 1.65 V to 1.95 V $0.35 \times V_{CC}$ VIL Low-level input voltage V_{CC} = 2.3 V to 2.7 V 0.7 V V_{CC} = 2.7 V to 3.6 V 0.8 Vı Input voltage 0 5.5 V High or low state 0 Vcc ٧o V Output voltage 3 state 0 5.5 V_{CC} = 1.65 V -4 V_{CC} = 2.3 V -8 ЮН High-level output current mΑ $V_{CC} = 2.7 V$ -12 $V_{CC} = 3 V$ -24 V_{CC} = 1.65 V 4 V_{CC} = 2.3 V 8 Low-level output current mΑ IOL V_{CC} = 2.7 V 12 $V_{CC} = 3 V$ 24 $\Delta t / \Delta v$ Input transition rise or fall rate 0 10 ns/V -40 85 °C TA Operating free-air temperature

recommended operating conditions (see Note 4)

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	S	Vcc	MIN	ΤΥΡ [†] ΜΑΧ	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	I _{OH} = -8 mA	2.3 V	1.7		V		
VОН	lou - 12 mA	2.7 V	2.2				
	OH = -12 mV	3 V	2.4				
	I _{OH} = -24 mA	3 V	2.2				
	I _{OL} = 100 μA		1.65 V to 3.6 V		0.2		
	I _{OL} = 4 mA		1.65 V		0.45		
V _{OL}	I _{OL} = 8 mA		2.3 V		0.7	V	
	I _{OL} = 12 mA	2.7 V		0.4			
	I _{OL} = 24 mA	3 V		0.55			
lį	V _I = 0 to 5.5 V	3.6 V		±5	μA		
	V _I = 0.58 V	1.65 V	‡				
	V _I = 1.07 V		‡		μΑ		
	V _I = 0.7 V	2.3 V	45				
ll(hold)	V _I = 1.7 V		-45				
	V _I = 0.8 V	3 V	75				
	$V_{I} = 2 V$		-75				
	$V_{I} = 0$ to 3.6 V§	3.6 V		±500			
loff	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0		±10	μΑ	
IOZ	$V_{O} = 0$ to 5.5 V		3.6 V		±10	μΑ	
lcc	$V_{I} = V_{CC}$ or GND		3.6 V		20		
	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{I}}$	10 = 0			20	μΑ	
ΔICC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		2.7 V to 3.6 V		500	μΑ	
Ci	$V_I = V_{CC}$ or GND	$V_{I} = V_{CC} \text{ or } GND$			5	pF	
Co	$V_{O} = V_{CC}$ or GND	3.3 V		6.5	рF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER		TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Y	‡	‡	‡	‡		4.5	1	3.7	ns
t _{en}	OE	Y	‡	‡	‡	‡		5.9	1.5	4.8	ns
^t dis	OE	Y	‡	‡	‡	‡		6.3	1.6	5.9	ns

[‡]This information was not available at the time of publication.



operating characteristics, $T_A = 25^{\circ}C$

PARAMETER				V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP		
C _{pd} Power dissipation per buffer/driver	Power dissipation capacitance	Outputs enabled	f _ 10 MHz	†	†	34	F	
	per buffer/driver	Outputs disabled	t = 10 MHz	†	†	2	P⊢	

[†] This information was not available at the time of publication.





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns. t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tp_I $_{7}$ and tp_{H7} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPU ۲S

SCAS569G - MARCH 1996 - REVISED JUNE 1998



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤10 MHz, Z_Q = 50 Ω, t_f ≤2.5 ns. t_f ≤2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp7I and tp7H are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated