查询SN54LVTH240供应商

捷多邦,专业PCBSN5411/171424007310744LVTH240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS679F - DECEMBER 1996 - REVISED MARCH 2000

KAGE

SN74L\

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic
 Small-Outline (DW), Shrink Small-Outline
 (DB), and Thin Shrink Small-Outline (PW)
 Packages, Ceramic Chip Carriers (FK), and
 Ceramic (J) DIPs

1240A .		B, D	W, (DF	CKAGE R PW PAC
10E	1	σ	20		V _{CC}
1A1	2		19	þ.	2OE
2Y4 [3		18	0	1Y1
1A2 [4		17		2A4
2Y3 [5		16		1Y2
1A3 [6		15		2A3
2Y2 [7		14		1Y3
1A4 [8		13		2A2
2Y1 [9		12		1Y4
GND [10		11	h	2A1

SN54LVTH240 ... FK PACKAGE (TOP VIEW)

	2Y4	1A1	10E	Vcc	2 <u>0E</u>			
1A2 2Y3 1A3 2Y2 1A4	$\begin{bmatrix} 3\\4\\5\\7\\7\\9\\\end{bmatrix}$	2 10		20 12	1 1 1 1 1	8 7 6 5 4	1Y1 2A4 1Y2 2A3 1Y3	
	2Ү1	GND	2A1	174	2A2			

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH240A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH240, SN74LVTH240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679F - DECEMBER 1996 - REVISED MARCH 2000


FUNCTION TABLE (each 4-bit buffer)								
INPUTS OUTPUT								
OE	А	Y						
L	Н	L						
L	L	н						
Н	Х	Z						


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







SCBS679F - DECEMBER 1996 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	0.0 v to / v
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V_{O} (see Note 1)0.5	
Current into any output in the low state, I _O : SN54LVTH240	
SN74LVTH240A	
Current into any output in the high state, I _O (see Note 2): SN54LVTH240	48 mA
SN74LVTH240A	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	70°C/W
DW package	58°C/W
PW package	83°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LV	TH240	SN74LVT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH240, SN74LVTH240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS679F - DECEMBER 1996 - REVISED MARCH 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER VIK		TEAT OO	SN5	4LVTH24	0	SN74	LINUT					
		TEST CON	NDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT		
		V _{CC} = 2.7 V,			-1.2			-1.2	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2					
		V _{CC} = 2.7 V,	IOH =8 mA	2.4			2.4			V		
VOH	V _{CC} = 3 V	I _{OH} = -24 mA	2						V			
		vCC = 2 v	I _{OH} = -32 mA				2					
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2			
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5			
Va			I _{OL} = 16 mA			0.4			0.4	V		
VOL			I _{OL} = 32 mA			0.5			0.5	V		
	$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55							
			I _{OL} = 64 mA						0.55	l		
łı		V _{CC} = 0 or 3.6 V,	Vj = 5.5 V			10			10			
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	μΑ		
	Doto inputo	V _{CC} = 3.6 V	$V_I = V_{CC}$			1			1			
	Data inputs		$V_{I} = 0$			-5			-5			
loff		$V_{CC} = 0$, V_I or $V_O = 0$	to 4.5 V						±100	μA		
	Data inputs $V_{CC} = 3$ $V_{CC} = 3$		V _I = 0.8 V	75			75					
II(hold)			V _I = 2 V	-75			-75			μA		
, ,		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						±500			
IOZH		V _{CC} = 3.6 V,	V _O = 3 V		· · · · · · · · ·	5			5	μA		
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μA		
IOZPU		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ OE = don't care				±100*			±100	μA		
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ $\overline{OE} = \text{don't care}$				±100*			±100	μA		
		V _{CC} = 3.6 V,	Outputs high	1	0.19		Э 0.19		0.19			
ICC		$I_{O} = 0,$	Outputs low	Dutputs low 5				5	mA			
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19			
∆I _{CC} §		$V_{CC} = 3 V \text{ to } 3.6 V,$ One input at $V_{CC} - 0.6 V,$ Other inputs at V_{CC} or GND				0.2			0.2	mA		
Ci		V _I = 3 V or 0			3			3		pF		
Co		$V_{O} = 3 V \text{ or } 0$			7			7		pF		

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


			SN54LVTH240														
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 \ ± 0.3 V		v v _{cc}		2.7 V	UNIT					
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX						
^t PLH	А	^	٨	٨	٨	٨	V	0.9	4.3		5.1	1.1	2.2	3.8		4.6	ns
^t PHL		T	1.2	4.7		4.9	1.3	2.6	4		4.2	113					
^t PZH	OE	×	1	5.7		6.7	1.1	2.6	4.6		5.6	ns					
^t PZL	OE	OE	I	1.2	5.5		6.2	1.4	2.7	4.4		5	115				
^t PHZ	OE	V	1	5.1		5.2	2	2.9	4.4		4.6	ns					
^t PLZ	UE	1	1.1	5.4		5.4	1.8	3	4.3		4.3	115					

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SN54LVTH240, SN74LVTH240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS679F – DECEMBER 1996 – REVISED MARCH 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq 2.5 ns$.

D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated