19-3118; Rev 1; 6/04



# 3.2Gbps SFP VCSEL Driver with Diagnostic Monitors

### General Description

The MAX3740A is a high-speed VCSEL driver for smallform-factor (SFF) and small-form-factor pluggable (SFP) fiber optic LAN transmitters. It contains a bias generator, a laser modulator, and comprehensive safety features. The automatic power control (APC) adjusts the laser bias current to maintain average optical power over changes in temperature and laser properties. The driver accommodates common cathode and differential configurations.

The MAX3740A operates up to 3.2Gbps. It can switch up to 15mA of laser modulation current and source up to 15mA of bias current. Adjustable temperature compensation is provided to keep the optical extinction ratio within specifications over the operating temperature range. The MAX3740A interfaces with the Dallas DS1858 to meet SFF-8472 timing and diagnostic requirements. The MAX3740A accommodates various VCSEL packages, including low-cost TO-46 headers.

The MAX3740A safety circuit detects faults that could cause hazardous light levels and disables the VCSEL output. The safety circuits are compliant with SFF and SFP multisource agreements (MSA).

The MAX3740A is available in a compact 4mm x 4mm, 24-pin thin QFN package and operates over the -40°C to +85°C temperature range.

#### Applications

Multirate (1Gbps to 3.2Gbps) SFP/SFF Modules Gigabit Ethernet Optical Transmitters Fibre Channel Optical Transmitters Infiniband Optical Transmitters

**Features** 


- Supports all SFF-8472 Digital Diagnostics
- 2mA to 15mA Modulation Current
- 1mA to 15mA Bias Current
- ♦ Optional Peaking Current to Improve VCSEL Edge Speed
- Supports Common Cathode and Differential Configuration
- Automatic Power Control
- ♦ Safety Circuits Compliant with SFF and SFP **MSAs**
- 4mm × 4mm 24-Pin Thin QFN Package

### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3740AETG	-40°C to +85°C	24 Thin QFN (4mm x 4mm)
MAX3740AETG+	-40°C to +85°C	24 Thin QFN (4mm x 4mm)

<sup>+</sup>Denotes lead-free package.

## Typical Application Circuit



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> )0.5V to 6.0V
Voltage at TX_DISABLE, IN+, IN-, FAULT,
SQUELCH TC1, TC2, MODSET, PEAKSET, BIASSET,
BIAS, BIASMON, COMP, MD, REF,
PWRMON0.5V to (V <sub>CC</sub> + 0.5V)
Voltage at OUT+, OUT(V <sub>CC</sub> - 2V) to (V <sub>CC</sub> + 2V)
Current into FAULT1mA to +25mA
Current into OUT+, OUT60mA

Continuous Power Dissipation ( $T_A = +85^{\circ}C$ )	
24-Lead Thin QFN	
(derate 20.8mW/°C above +85°C)1354mW	V
Operating Temperature Range40°C to +85°C	)
Storage Temperature Range55°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +2.97V \text{ to } +3.63V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3V, \text{ TC1} \text{ and } \text{TC2} \text{ are shorted, PEAKSET open, } T_A = +25^{\circ}\text{C, unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
	Icc	SQUELCH set low, TX_DISABLE set low, peaking is not used (Note 1)	I <sub>MOD</sub> = 2mA <sub>P-P</sub>		32		
Cupply Current			$I_{MOD} = 15 \text{mAp-p}$		55	68	
Supply Current		Additional current when peaking is used (Note 2)			15	20	mA
		Additional current who	en SQUELCH is high		5	10	1
	ICC-SHDN	Total current when TX	_DISABLE is high		3.9	5	1
FAULT OUTPUT	·						
Output High Voltage	V <sub>OH</sub>	$R_{LOAD} = 10k\Omega$ to 2.97	<b>'</b> V	2.4			V
Output Low Voltage	V <sub>OL</sub>	$R_{LOAD} = 4.7k\Omega$ to 3.63V				0.4	V
TX_DISABLE INPUT							
Input Impedance				4.7		10.0	kΩ
Input High Voltage	VIH			2.0			V
Input Low Voltage	V <sub>IL</sub>					0.8	V
Power-Down Time		The time for I <sub>CC</sub> to reach I <sub>CC-SHDN</sub> when TX_DISABLE transitions high			50		μs
SQUELCH			-	I.			ı
Squelch Threshold				25		85	mV <sub>P-P</sub>
Squelch Hysteresis				10			mV <sub>P-P</sub>
Time to Squelch Data		(Note 3)		0.02		5.00	μs
Time to Resume from Squelch		(Note 3)		0.02		5.00	μs
BIAS GENERATOR (Note 4)	•			•			
Diag Comment		Minimum				1	^
Bias Current	IBIAS	Maximum		15			mA
Accuracy of Programmed Bias	ΔBIAS	$5\text{mA} \le I_{\text{BIAS}} \le 15\text{mA}$	I <sub>BIAS</sub> ≤ 15mA -8			+8	%
Current	ΔRIA2	$1mA \le I_{BIAS} \le 5mA$		-12		+12	70

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +2.97V \text{ to } +3.63V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$  Typical values are at  $V_{CC} = +3.3V$ , TC1 and TC2 are shorted, PEAKSET open,  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bias Current During Fault	IBIAS_OFF	Current out of the BIAS pin		1.5	10	μΑ
BIASMON Gain		1mA < I <sub>BIAS</sub> < 3mA	0.0875	0.105	0.1375	mA/mA
BIASMON Gall		$3mA \le I_{BIAS} \le 15mA$	0.085	0.105	0.125	IIIA/IIIA
BIASMON Stability		(Notes 5,6)	-10		+10	%
AUTOMATIC POWER CONTROL	(APC)					
MD Nominal Voltage	V <sub>MD</sub>	APC loop is closed	1	V <sub>REF</sub> - 0.2	2	V
Voltage at REF	V <sub>REF</sub>		1.2	1.8	2.2	V
MD Voltage During Fault				0		V
MD Input Current		Normal operation (FAULT = low)	-2	0.7	+2	μΑ
APC Time Constant		$C_{COMP} = 0.047 \mu F \text{ (Note 6)}$	5	20		μs
PWRMON Nominal Gain		VPWRMON / (VREF - VMD)	1.85	2.15	2.45	V/V
LASER MODULATOR (Note 7)						
Data Input Valtage Swing	1/10	Minimum			250	m\/= =
Data Input Voltage Swing	V <sub>ID</sub>	Maximum	2200			mV <sub>P</sub> - <sub>P</sub>
Output Desistance		Single-ended resistance at OUT+		80	105	Ω
Output Resistance		Single-ended resistance at OUT-		72	100	
Modulation Current	1, , , ,	Minimum			2	m 1 = =
INOCUIATION CUITENI	IMOD	Maximum	15			mA <sub>P-P</sub>
Minimum Peaking Current Range				0.2		mA
Maximum Peaking Current Range				2		mA
Peaking Current Duration				80		ps
Tolerance of Programmed Modulation Current		TC1 is shorted to TC2	-10		+10	%
Minimum Programmable Temperature Coefficient				0		ppm/°C
Maximum Programmable Temperature Coefficient		Temperature range 0°C to +70°C		+5000		ppm/°C
Modulation Transition Time	t <sub>R</sub> , t <sub>F</sub>	5mA ≤ I <sub>MOD</sub> ≤ 15mA, 20% to 80% (Note 6)		65	95	ps
Deterministic Jitter	DJ	5mA ≤ I <sub>MOD</sub> ≤ 15mA, 3.2Gbps (Notes 6, 8)		12	20	psp-p
Random Jitter	RJ	(Note 6)		1.3	4	psrms
Laser Modulation During Fault or while Squelch is Active	IMOD_OFF			15	50	μA <sub>P-P</sub>
Input Resistance		Differential resistance	85	100	115	Ω
Input Bias Voltage	VIN			V <sub>CC</sub> - 0.3		V

#### **ELECTRICAL CHARACTERISTICS (continued)**


( $V_{CC}$  = +2.97V to +3.63V,  $T_A$  = -40°C to +85°C. Typical values are at  $V_{CC}$  = +3.3V, TC1 and TC2 are shorted, PEAKSET open,  $T_A$  = +25°C, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SAFETY FEATURES (see the Typical Operating Characteristics section)						
High-Current Fault Threshold	V <sub>BMTH</sub>	V <sub>BIASMON</sub> > V <sub>BMTH</sub> causes a fault	0.7	0.8	0.9	V
V <sub>BIAS</sub> Fault Threshold	V <sub>BTH</sub>	V <sub>BIAS</sub> referenced to V <sub>CC</sub>	-0.250	-0.2	-0.150	V
Power-Monitor Fault Threshold	V <sub>PMTH</sub>	VPWRMON > VPMTH causes a fault	0.7	0.8	0.9	V
TX Disable Time	Time from rising edge of TX_DISABLE to  t_OFF			1.8	5	μs
TX Disable Negate Time	t_ON	Time from rising edge of TX_DISABLE to IBIAS and IMOD at 99% of steady state (Note 6)		55	500	μs
Fault Reset Time	t_INIT1	Time to set V <sub>FAULT</sub> = low after power-on or after rising edge of TX_DISABLE (Note 6)		60	200	ms
Power-On Time	t_INIT2	Time after power-on to transmitter-on with TX_DISABLE low (Note 6)		60	200	ms
Fault Assert Time	t_FAULT	Time from fault occurrence to $V_{FAULT}$ = high; $C_{FAULT}$ < 20pF, $R_{FAULT}$ = 4.7k $\Omega$ (Note 6)		1.4	50	μs
Fault Delay Time	t_FLTDLY	Time from fault to I <sub>BIAS</sub> = I <sub>BIAS_OFF</sub> and I <sub>MOD</sub> = I <sub>MOD_OFF</sub> (Note 6)		1	5	μs
TX_DISABLE Reset	t_RESET	Time TX_DISABLE must be held high to reset FAULT (Note 6)			1	μs


- Note 1: Supply current measurements exclude IBIAS from the total current.
- **Note 2:** Tested with  $R_{PEAK} = 1.18k\Omega$ .
- **Note 3:** Measured by applying a pattern that contains 20µs of K28.5, followed by 5µs of zeros, then 20µs of K28.5, followed by 5µs of ones. Data rate is equal to 2.5Gbps, with inputs filtered using 1.8GHz Bessel filters.
- Note 4:  $V_{BIAS} < V_{CC} 0.7V$ .
- Note 5: Variation of bias monitor gain for any single part over the range of V<sub>CC</sub>, temperature, 3mA < I<sub>BIAS</sub> < 15mA.
- Note 6: Guaranteed by design and characterization.
- **Note 7:** Measured electrically with a  $50\Omega$  load AC-coupled to OUT+.
- Note 8: Deterministic jitter is the peak-to-peak deviation from the ideal time crossings measured with a K28.5 bit pattern at 3.2Gbps


### Typical Operating Characteristics


 $(V_{CC} = +3.3V, R_{TC} = 0\Omega, PEAKSET open, measured electrically with a 50\Omega load AC-coupled to OUT+, TA = +25°C, unless otherwise noted.)$ 



























\_Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, R_{TC} = 0\Omega, PEAKSET open, measured electrically with a 50\Omega load AC-coupled to OUT+, T_A = +25°C, unless otherwise noted.)$ 



























### Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, R_{TC} = 0\Omega, PEAKSET open, measured electrically with a 50\Omega load AC-coupled to OUT+, T_A = +25°C, unless otherwise noted.)$ 

















\_Pin Description

PIN	NAME	FUNCTION
1, 10, 13	GND	Ground
2	TX_DISABLE	Transmit Disable. Driver output is disabled when TX_DISABLE is high or left unconnected. The driver output is enabled when the pin is asserted low.
3	IN+	Noninverted Data Input
4	IN-	Inverted Data Input
5	FAULT	Fault Indicator. Open-drain output with ESD protection. FAULT is asserted high during a fault condition.
6	SQUELCH	Squelch Enable. Squelch is enabled when the pin is set high. Squelch is disabled when the pin is set low or left open.
7, 16, 20	Vcc	+3.3V Supply Voltage
8	TC1	Temperature Compensation Set Pin 1. A resistor placed between TC1 and TC2 (R <sub>TC</sub> ) programs the temperature coefficient of the modulation current.
9	TC2	Temperature Compensation Set Pin 2. A resistor placed between TC1 and TC2 (R <sub>TC</sub> ) programs the temperature coefficient of the modulation current.
11	MODSET	Modulation Set. A resistor connected from MODSET to ground (R <sub>MODSET</sub> ) sets the desired modulation current amplitude.
12	PEAKSET	Peaking Current Set. A resistor connected between PEAKSET and ground (RPEAKSET) programs the peaking current amplitude. To disable peaking, leave PEAKSET open.
14	OUT-	Inverted Modulation-Current Output
15	OUT+	Noninverted Modulation-Current Output
17	BIASSET	Bias Current Set. When a closed-loop configuration is used, connect a $1.7 k\Omega$ resistor between ground and BIASSET to set the maximum bias current. When an open configuration is used, connect a resistor between BIASSET and ground ( $R_{BIASSET}$ ) to program the VCSEL bias current.
18	BIAS	Bias Current Output
19	BIASMON	Bias Current Monitor. The output of BIASMON is a sourced current proportional to the bias current. A resistor connected between BIASMON and ground (R <sub>BIASMON</sub> ) can be used to form a ground-referenced bias monitor.
21	COMP	Compensation Pin. A capacitor between COMP and MD compensates the APC. A typical value of 0.047µF is recommended. For open-loop configuration, short the COMP pin to GND to deactivate the APC.
22	MD	Monitor Diode Connection
23	REF	Reference Pin. Reference monitor used for APC. A resistor between REF and MD (RPWRSET) sets the photo monitor current when the APC loop is closed.
24	PWRMON	Average Power Monitor. The pin is used to monitor the transmit optical power. For open-loop configuration, connect PWRMON to GND.
EP	Exposed Pad	Ground. Must be soldered to the circuit board ground for proper thermal and electrical performance. See the <i>Layout Considerations</i> section.




Figure 1. Bias Generator

### Detailed Description

The MAX3740A contains a bias generator with automatic power control (APC), safety circuit, and a laser modulator with optional peaking compensation.

#### Bias Generator

Figure 1 shows the bias generator circuitry that contains a power-control amplifier and smooth-start circuitry. An internal PNP transistor provides DC laser current to bias the laser in a light-emitting state. The APC circuitry adjusts the laser-bias current to maintain average power over temperature and changing laser properties. The smooth-start circuitry prevents current spikes to the laser during power-up or enable, ensuring compliance with safety requirements and extending the life of the laser.

The MD input is connected to the cathode of a monitor diode, which is used to sense laser power. The BIAS output is connected to the anode of the laser through an inductor or ferrite bead. The power-control amplifier drives a current amplifier to control the laser's bias current. During a fault condition, the bias current is disabled.

The PWRMON output provides a voltage proportional to average laser power given by:

 $V_{PWRMON} = 2 \times I_{PD} \times R_{PWRSFT}$ 

The BIASMON output provides a current proportional to the laser bias current given by:

When APC is not used (no monitor diode, open-loop configuration) connect the COMP and PWRMON pins to GND. In this mode, the bias current is set by the resistor RBIASSET. When a closed-loop configuration is used, connect a  $1.7k\Omega$  resistor between ground and BIASSET to set the maximum bias current.

#### Safety Circuit

The safety circuit contains an input disable (TX\_DISABLE), a latched fault output (FAULT), and fault detectors (Figure 2). This circuit monitors the operation of the laser driver and forces a shutdown (disables laser) if a fault is detected (Table 1). Table 2 contains the circuit's response to various single-point failures. The transmit fault condition is latched until reset by a toggle of TX\_DISABLE or VCC. The FAULT pin should be pulled high with a  $4.7 \mathrm{k}\Omega$  to  $10 \mathrm{k}\Omega$  resistor.

**Table 1. Fault Conditions** 

PIN FAULT CONDITION	
BIAS	V <sub>BIAS</sub> > V <sub>CC</sub> - 0.2V
BIASMON	VBIASMON > 0.8V
PWRMON	V <sub>PWRMON</sub> > 0.8V

Table 2. Circuit Response to Various Single-Point Faults (Closed-Loop APC Configuration)

PIN NAME	CIRCUIT RESPONSE TO V <sub>CC</sub> SHORT	CIRCUIT RESPONSE TO GND SHORT
FAULT	Does not affect laser power.	Does not affect laser power.
TX_DISABLE	Modulation and bias current are disabled.	Normal condition for circuit operation.
IN+	Does not affect laser power.	Does not affect laser power.
IN-	Does not affect laser power.	Does not affect laser power.
SQUELCH	Does not affect laser power.	Does not affect laser power.
TC1	Does not affect laser power.	Does not affect laser power.
TC2	The laser modulation is increased, but average power is not affected.	Modulation current is disabled.
MODSET	Modulation current is disabled.	The laser modulation is increased, but average power is not affected.
PEAKSET	Does not affect laser power.	Does not affect laser power.
OUT+	Modulation current is disabled.	Modulation current is disabled.
OUT-	Does not affect laser power.	Does not affect laser power.
BIASSET	Laser bias is disabled.	Fault state* occurs.
BIAS	Fault state* occurs. Note that VCSEL emissions may continue; care must be taken to prevent this condition.	Disables VCSEL.
BIASMON	Fault state* occurs.	Does not affect laser power.
COMP	The bias current is reduced, and the average power of the laser output is reduced.	IBIAS increases to the value determined by RBIASSET; if the bias monitor fault threshold is exceeded, a fault is signaled.
MD	IBIAS increases to the value determined by RBIASSET; if the bias-monitor fault threshold is exceeded, a fault is signaled.	The bias current is reduced, and the average power of the laser output is reduced.
REF	IBIAS increases to the value determined by RBIASSET; if the bias-monitor fault threshold is exceeded, a fault is signaled.	The bias current is reduced, and the average power of the laser output is reduced.
PWRMON	Fault state* occurs.	Does not affect laser power.

<sup>\*</sup>A fault state asserts the FAULT pin, disables the modulator output, and disables the bias output.

#### Modulation Circuit

The modulation circuitry consists of an input buffer, a current mirror, and a high-speed current switch (Figure 3). The modulator drives up to 15mA of modulation into a  $50\Omega$  VCSEL load.

The amplitude of the modulation current is set with resistors at MODSET and temperature coefficient (TC1, TC2) pins. The resistor at MODSET (RMODSET) programs the temperature-stable portion of the modulation current, and the resistor between TC1 and TC2 (RTC) programs the temperature coefficient of the modulation current. For appropriate RTC and RMODSET values, see the *Typical Operating Characteristics* section.

### \_Design Procedure

#### Select Laser

Select a communications-grade laser with a rise time of 260ps or better for 1.25Gbps, or 130ps or better for 2.5Gbps applications. Use a high-efficiency laser that requires low modulation current and generates a low-voltage swing. Trim the leads to reduce laser package inductance. The typical package leads have inductance of 25nH per inch (1nH/mm). This inductance causes a large voltage swing across the laser. A compensation filter network can also be used to reduce ringing, edge speed, and voltage swing (see the Designing the Compensation Filter Network section).




Figure 2. Safety Circuit




Figure 3. Modulation Circuit

Programming Modulation Current
The modulation current output of the MAX3740A is controlled by a resistor (R<sub>MODSET</sub>) placed between
MODSET and ground. The R<sub>MODSET</sub> resistor controls
the amount of current being sourced to the VCSEL. The
modulation current is given by the following:

$$I_{MOD} = \left[ \left( I_{MODSET} \right) \times 30 \right] \times \left[ \frac{R_{OUT+}}{R_{OUT+} + R_{LOAD}} \right]$$

$$I_{MOD} = \left[ \left( \frac{1}{200 + R_{MODSET}} \right) \times 30 \right] \times \left[ \frac{R_{OUT+}}{R_{OUT+} + R_{LOAD}} \right]$$

It is important to note that the modulation current being sourced by the MAX3740A is affected by the load impedance of the VCSEL. The Modulation Current vs.  $R_{\mbox{\scriptsize MODSET}}$  graph in the  $\mbox{\scriptsize Typical Operating Characteristics}$  shows the current into a  $50\Omega$  electrical load.

Programming Bias Current

The bias current output of the MAX3740A is controlled by a resistor (RBIASSET) placed between BIASSET and ground. In open-loop operation the RBIASSET controls the bias current level of the VCSEL. In closed-loop operation the RBIASSET controls the maximum bias current provided by the APC. The bias current is given by the following:

$$I_{BIAS} = (I_{BIASSET}) \times 34$$

$$I_{BIAS} = \left(\frac{1.2}{200 + R_{BIASSET}}\right) \times 34$$

The Bias Current vs. RBIASSET graph is also shown in the *Typical Operating Characteristics*.

#### Photodiode Selection

To ensure stable operation of the APC circuit, the time constant of the MD node should be shorter than the APC time constant. ( $t_{APC} = 5\mu s$  if  $t_{CAPC} = 0.047\mu F$ ).

$$t_{MD} \le \frac{t_{APC}}{20}$$
,  $R_{MD} \times C_{MD} \le \frac{5\mu s}{20} = 250 \text{ns}$ 

For typical IPD =  $400\mu$ A, RPWRSET =  $500\Omega$ , select a photodiode with capacitance less than 500pF.

Programming Modulation-Current Tempco Compute the required modulation tempco from the slope efficiency of the laser at  $T_A = +25$ °C and at a higher temperature. Then select the value of  $R_{TC}$  from the *Typical Operating Characteristics*. For example, suppose a laser has a slope efficiency (SE) of

0.021mW/mA at +25°C, which reduces to 0.018mW/mA at +85°C. The temperature coefficient is given by the following:

Laser tempco = 
$$\frac{(SE_{85} - SE_{25})}{SE_{25} \times (85 - 25)} \times 1E6$$
  
= -2380ppm/°C

From the *Typical Operating Characteristics*, the value of R<sub>TC</sub>, which offsets the tempco of the laser, is  $9k\Omega$ . If modulation temperature compensation is not desired, short TC1 and TC2.

Programming the APC Loop

Program the average optical power by adjusting RPWRSET. To select the resistance, determine the desired monitor current to be maintained over temperature and lifetime. See the Monitor Diode Current vs. RPWRSET graph in the *Typical Operating Characteristics* section, and select the value of RPWRSET that corresponds to the required current.

#### Input Termination Requirements

The MAX3740A data inputs are SFP MSA compatible. On-chip  $100\Omega$  differential input impedance is provided for optimal termination (Figure 4). Because of the on-chip biasing network, the MAX3740A inputs self-bias to the proper operating point to accommodate AC-coupling.




Figure 4. Simplified Input Structure




Figure 5. Simplified Output Structure




Figure 6. Fault Circuit Interface

## Applications Information

#### Interface Models

Figures 4 and 5 show simplified input and output circuits for the MAX3740A laser driver. Figure 6 shows the fault circuit interface.

#### Layout Considerations

To minimize inductance, keep the connections between the MAX3740A output pins and laser diode as short as possible. Use good high-frequency layout techniques and multilayer boards with uninterrupted ground planes to minimize EMI and crosstalk.

#### Designing the Compensation Filter Network

Laser package inductance causes the laser impedance to increase at high frequencies, leading to ringing, overshoot, and degradation of the laser output. A laser compensation filter network can be used to reduce the laser impedance at high frequencies, thereby reducing output ringing and overshoot.




Figure 7. Laser Compensation

The compensation components (R<sub>F</sub> and C<sub>F</sub>) are most easily determined by experimentation. Begin with R<sub>F</sub> =  $50\Omega$  and C<sub>F</sub> = 1pF. Increase C<sub>F</sub> until the desired transmitter response is obtained (Figure 7). Refer to Application Note HFAN-2-0: Interfacing Maxim Laser Drives with Laser Diodes for more information.


#### Exposed-Pad (EP) Package

The exposed pad on the 24-pin thin QFN provides a very low thermal resistance path for heat removal from the IC. The pad is also electrical ground on the MAX3740A and must be soldered to the circuit board ground for proper thermal and electrical performance. Refer to Maxim Application Note HFAN-08.1: *Thermal Considerations for QFN and Other Exposed-Pad Packages* for additional information.

#### Laser Safety and IEC 825

The International Electrotechnical Commission (IEC) determines standards for hazardous light emissions from fiber optic transmitters. IEC 825 defines the maximum light output for various hazard levels. The MAX3740A provides features that facilitate compliance with IEC 825. A common safety precaution is single-point fault tolerance, whereby one unplanned short, open, or resistive connection does not cause excess light output. Using this laser driver alone does not ensure that a transmitter design is compliant with IEC 825. The entire transmitter circuit and component selections must be considered. Customers must determine the level of fault tolerance required by their applications, recognizing that Maxim products are not designed or authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application where the failure of a Maxim product could create a situation where personal injury or death may occur.

Functional Diagram



### Chip Information

TRANSISTOR COUNT: 3806 PROCESS: SiGe BIPOLAR


## Package Information

For the latest package outline information, go to

#### www.maxim-ic.com/packages

PART	PACKAGE TYPE	PACKAGE CODE
MAX3740AETG	24 Thin QFN (4mm x 4mm x 0.8mm)	T2444-1

# Pin Configuration



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

**14** \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600