

32-BIT CMOS **ERROR DETECTION** AND CORRECTION UNIT

IDT49C460 **IDT49C460A IDT49C460B** IDT49C460C IDT49C460D **IDT49C460E**

FEATURES:

Fast

١
.)
.)
.)
.)
.)
.)
,

- Low-power CMOS
 - Commercial: 95mA (max.)
 - Military: 125mA (max.)
- Improves system memory reliability
 - Corrects all single bit errors, detects all double and some triple-bit errors
- Cascadable
 - Data words up to 64-bits
- **Built-in diagnostics**
 - Capable of verifying proper EDC operation via software
- Simplified byte operations
 - Fast byte writes possible with separate byte enables
- Functional replacement for 32- and 64-bit configurations of the AM29C60 and AM29C660
- Available in PGA, PLCC and Fine Pitch Flatpack
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-88533

DESCRIPTION:

The IDT49C460s are high-speed, low-power, 32-bit Error Detection and Correction Units which generate check bits on a 32-bit data field according to a modified Hamming Code and correct the data word when check bits are supplied. The IDT49C460s are performance-enhanced functional replacements for 32-bit versions of the 2960. When performing a read operation from memory, the IDT49C460s will correct 100% of all single bit errors and will detect all double bit errors and some triple bit errors.


The IDT49C460s are easily cascadable to 64-bits. Thirtytwo-bit systems use 7 check bits and 64-bit systems use 8 check bits. For both configurations, the error syndrome is made available.

The IDT49C460s incorporate two built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostics functions.


They are fabricated using a CMOS technology designed for high-performance and high-reliability. The devices are packaged in a 68-pin ceramic PGA, PLCC and Ceramic Quad Flatpack.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATIONS



PLCC TOPVIEW



FINE PITCH FLATPACK TOPVIEW



PGA TOPVIEW

PIN DESCRIPTIONS

I III DEGO		
Pin Name	1/0	Description
DATA0-31	I/O	32 bidirectional data lines provide input to the Data Input Latch and Diagnostic Latch and also receive output from the Data Output Latch. DATAo is the LSB; DATAo1 is the MSB.
CB0-7	I	Eight check bit input lines input check bits for error detection and also used to input syndrome bits for error correction in 64-bit applications.
LEIN	-	Latch Enable is for the Data Input Latch. Controls latching of the input data. Data Input Latch and Check Bit Input Latch are latched to their previous state when LOW. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits.
LEOUT/ GENERATE		A multifunction pin which, when LOW, is in the Check Bit Generate Mode. In this mode, the device generates the check bits or GENERATE partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. Also, when LOW, the Data Out Latch is latched to its previous state.
		When HIGH, the device is in the Detect or Correct Mode. In this mode, the device detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In the Correct Mode, single bit errors are also automatically corrected and the corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the specific bit-in-error. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single bit errors are corrected by the network before being loaded into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The Data Output Latch is disabled, with its contents unchanged, if the EDC is in the Generate Mode.
SC0-7	0	Syndrome Check Bit outputs. Eight outputs which hold the check bits and partial check bits when the EDC is in the Generate Mode and will hold the syndrome/partial syndrome bits when the device is in the Detect or Correct modes. All are 3-state outputs.
OE sc	Ι	Output Enable—Syndrome Check Bits. In the HIGH condition, the SC outputs are in the high impedance state. When LOW, all SC output lines are enabled.
ERROR	0	In the Detect or Correct Mode, this output will go LOW if one or more data or check bits contain an error. When HIGH, no errors have been detected. This pin is forced HIGH in the Generate Mode.
MULT ERROR	0	In the Detect or Correct Mode, this output will go LOW if two or more bit errors have been detected. A HIGH level indicates that either one or no errors have been detected. This pin is forced HIGH in the Generate Mode.
CORRECT	I	The correct input which, when HIGH, allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the device will drive data directly from the Data Input Latch to the Data Output Latch without correction.
ŌĒ BYTE0-3	Ι	Output Enable—Bytes 0, 1, 2, 3. Data Output Latch. Control the three-state output buffers for each of the four bytes of the Data Output Latch. When LOW, they enable the output buffer of the Data Output Latch. When HIGH, they force the Data Output Latch buffer into the high impedance mode. One byte of the Data Output Latch is easily activated by separately selecting the four enable lines.
DIAG MODE1,0	I	Select the proper diagnostic mode. They control the initialization, diagnostic and normal operation of the EDC.
CODE ID1,0	I	These two code identification inputs identify the size of the total data word to be processed. The two allowable data word sizes are 32 and 64 bits and their respective modified Hamming Codes are designated 32/39 and 64/72. Special CODE ID1,0, input 01 is also used to instruct the EDC that the signals CODE ID1,0, DIAG MODE1,0 and CORRECT are to be taken from the Diagnostic Latch rather than from the input control lines.
LEDIAG	I	This is the Latch Enable for the Diagnostic Latch. When HIGH, the Diagnostic Latch follows the 32-bit data on the input lines. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID1,0, DIAG MODE1,0 and CORRECT.

EDC ARCHITECTURE SUMMARY

The IDT49C460s are high-performance cascadable EDCs used for check bit generation, error detection, error correction and diagnostics. The function blocks for this 32-bit device consist of the following:

- · Data Input Latch
- · Check Bit Input Latch
- · Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- · Error Correction Logic
- Data Output Latch
- · Diagnostic Latch
- · Control Logic

DATA INPUT/OUTPUT LATCH

The Latch Enable Input, LEIN, controls the loading of 32 bits of data to the Data In Latch. The data from the DATA lines can be loaded in the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in another byte. The Diagnostic Latch is used in the Internal Control Mode or in one of the diagnostic modes. The Data Output Latch has buffers that place data on the DATA lines. These buffers are split into four 8-bit buffers, each having their own output enable controls. This feature facilitates byte read and byte modify operations.

CHECK BIT GENERATION LOGIC

This generates the appropriate check bits for the 32 bits of data in the Data Input Latch. The modified Hamming Code is the basis for generating the proper check bits.

SYNDROME GENERATION LOGIC

In both the Detect and Correct modes, this logic does a comparison on the check bits read from memory against the newly generated set of check bits produced for the data read in from memory. Matching sets of check bits mean no error was detected. If there is a mismatch, one or more of the data or check bits is in error. Syndrome bits are produced by an exclusive-OR of the two sets of check bits. Identical sets of check bits mean the syndrome bits will be all zeros. If an error results, the syndrome bits can be decoded to determine the number of errors and the specific bit-in-error.

ERROR DETECTION LOGIC

This part of the device decodes the syndrome bits generated by the Syndrome Generation Logic. With no errors in either the input data or check bits, both the ERROR and MULTERROR outputs are HIGH. ERROR will go low if one error is detected. MULTERROR and ERROR will both go low if two or more errors are detected.

ERROR CORRECTION LOGIC

In single error cases, this logic complements (corrects) the single data bit-in-error. This corrected data is loaded into the Data Output Latch, which can then be read onto the bidirectional data lines. If the error is resulting from one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed, the EDC must be switched to the Generate Mode.

DATA OUTPUT LATCH AND OUTPUT BUFFERS

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LEOUT. The Data Output Latch may also be directly loaded from the Data Input Latch in the PASSTHRU mode. The Data Output Latch buffer is split into 4 individual buffers which can be enabled by $\overline{\text{OE}}_{0-3}$ separately for reading onto the bidirectional data lines.

DIAGNOSTIC LATCH

The diagnostic latch is loadable under control of the Diagnostic Latch Enable, LEDIAG, from the bidirectional data lines. Check bit information is contained in one byte while the other byte contains the control information. The Diagnostic Latch is used for driving the device when in the Internal Control Mode, or for supplying check bits when in one of the diagnostic modes.

CONTROL LOGIC

Specifies in which mode the device will be operating in. Normal operation is when the control logic is driven by external control inputs. In the Internal Control Mode, the control signals are read from the Diagnostic Latch. Since LEOUT and GENERATE are controlled by the same pin, the latching action (LEOUT from high to low) of the Data Output Latch causes the EDC to go into the Generate Mode.

DETAILED PRODUCT DESCRIPTION

The IDT49C460 EDC units contain the logic necessary to generate check bits on 32 bits of data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 32-bit data to allow correction of any single bit data error and detection of all double (and some triple) bit errors. The IDT49C460s can be used for 32-bit data words (7 check bits) and 64-bit (8 check bits) data words.

WORD SIZE SELECTION

The two code identification pins, CODE ID1, 0, are used to determine the data word size that is 32 or 64 bits. They also select the Internal Control Mode. Table 4 defines all possible slice identification codes.

CHECK AND SYNDROME BITS

The IDT49C460s provide either check bits or syndrome bits on the three-state output pins, SC0–7. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double (some triple) error was detected. The check bits are labeled:

Co, C1, C2, C3, C4, C5, C6 for the 32-bit configuration Co, C1, C2, C3, C4, C5, C6, C7 for the 64-bit configuration

Syndrome bits are similarly labeled So through S7.

Correct	Diag Modeo	Diag Mode1	Diagnostic Mode Selected
Х	0	0	Non-diagnostic Mode. Normal EDC function in this mode.
Х	0	1	Diagnostic Generate. The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate Mode. The EDC functions normally in the Detect or Correct modes.
0/1	1	0	Diagnostic Detect/Correct. In either mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate Mode.
1	1	1	Initialize. The Data Input Latch outputs are forced to zeros and latched upon removal of Initialize Mode.
0	1	1	PASSTHRU.

2584 tbl 02

Table 2. Diagnostic Mode Control

Operating Mode	DMo	DM ₁	Generate	Correct	DATAout Latch	SC ₀₋₇ (OEsc = LOW)	ERROR MULT ERROR
Generate	0	0	0	Х	LEOUT = LOW (1)	Check Bits Generated from DATAIN Latch	High
Detect	0	0	1	0	DATAIN Latch	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep (2)
Correct	0	0	1	1	DATAIN Latch w/ Single Bit Correction	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep
PASSTHRU	1	1	1	0	DATAIN Latch	Check Bit Latch	High
Diagnostic Generate	0	1	0	Х	_	Check Bits from Diagnostic Latch	High
Diagnostic Detect	1	0	1	0	DATAIN Latch	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Diagnostic Correct	1	0	1	1	DATAIN Latch w/ Single Bit Correction	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Initialization	1	1	1	1	DATAIN Latch Set to 0000 ⁽³⁾	_	_
Internal	CODE	ID1,0 =	01 (Control S	ignals COD	E ID1,0, DIAG MODE1,0	and CORRECT are taken from Di	agnostic Latch.)

NOTES:

- 1. In Generate Mode, data is read into the EDC unit and the check bits are generated. The same data is written to memory along with the check bits. Since the DATAOUT Latch is not used in the Generate Mode, LEOUT (being LOW since it is tied to Generate) does not affect the writing of check bits.
- 2. Error Dep (Error Dependent): ERROR will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.
- 3. LEIN is LOW.

OPERATING MODE SELECTION

Tables 2 and 3 describe the nine operating modes of the IDT49C460s. The Diagnostic Mode pins — DIAG MODE0,1 — define four basic areas of operation. GENERATE and CORRECT further divide operation into 8 functions, with CODE ID1,0 defining the ninth mode as the Internal Mode.

Generate Mode is used to display the check bits on the outputs SC₀-7. The Diagnostic Generate Mode displays check bits as stored in the Diagnostic Latch.

Detect Mode provides an indication of errors or multiple errors on the outputs $\overline{\text{ERROR}}$ and $\overline{\text{MULTERROR}}$. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs SCo-7. For the Diagnostic Detect Mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with

Code ID1	Code IDo	Slice Selected
0	0	32-Bit
0	1	Internal Control Mode
1	0	64-Bit, Lower 32-Bit (0-31)
1	1	64-Bit, Upper 32-Bit (32-63)

Table 4. Slice Identification




Figure 1. 32-Bit Configuration

check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct Mode is similar to the Detect Mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latches. Again, the Diagnostic Correct Mode will correct single bit errors as determined by syndrome bits generated from the data input and contents of the diagnostic latches.

The Initialize Mode provides check bits for all zero bit data. Data Input Latches are set, latched to a logic zero and made available as input to the Data Out Latches.

The Internal Mode disables the external control pins DIAG MODE0,1 and CORRECT to be defined by the Diagnostic Latch. Even CODE ID1,0, although externally set to the 01 code, can be redefined from the Diagnostic Latch data.





Figure 2. 64-Bit Configuration



DATA CHECK BITS BYTE₄ BYTE₃ BYTE₂ C₀ C₁ C4 BYTE7 BYTE₆ BYTE₅ BYTE₁ BYTE₀ C₂ Сз C₅ C₆ C7 56 55 4847 4039 3231 24 23 16 15 8 7

Figure 4. 64-Bit Data Format

2584 drw 08

32-BIT DATA WORD CONFIGURATION

A single IDT49C460 EDC unit, connected as shown in Figure 1, provides all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code indicates 7 check bits are required. The CB7 pin should be HIGH.

Figure 3 indicates the 39-bit data format for two bytes of data and 7 check bits. Table 3 describes the operating mode available.

Table 6 indicates the data bits participating in the check bit generation. For example, check bit Co is the exclusive-OR function of the 16 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization Mode. Check bits from the respective latch are passed, unchanged, in the PASSTHRU or Diagnostic Generate Mode.

Syndrome bits are generated by an exclusive-OR or the

generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 5 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the SC0–7 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

BIT 0	CB ₀ DIAGNOSTIC
BIT 1	CB1 DIAGNOSTIC
BIT 2	CB2 DIAGNOSTIC
BIT 3	CB3 DIAGNOSTIC
BIT 4	CB4 DIAGNOSTIC
BIT 5	CB5 DIAGNOSTIC
BIT 6	CB6 DIAGNOSTIC
BIT 7	CB7 DIAGNOSTIC
BIT 8	CODE ID ₀
BIT 9	CODE ID1
BIT 10	DIAG MODE ₀
BIT 11	DIAG MODE1
BIT 12	CORRECT
BIT 13–31	DON'T CARE

2584 drw 05

Table 5. 32-Bit Diagnostic Latch Coding Format

Generated			Participating Data Bits														
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)	Х				Х		Х	Х	Х	Х		Х			Х	
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								

Generated			_		_		_	Partic	ipatin	g Dat	a Bits	3			_		
Check Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
C ₀	Even (XOR)		Х	Х	Х		Х					Х		Χ	Х		Х
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Χ			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C 5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
																25	584 tbl 07

					Hex	0	1	2	3	4	5	6	7
	5	Synd	rome	9	S ₆	0	0	0	0	1	1	1	1
		Bi	ts		S 5	0	0	1	1	0	0	1	1
					S4	0	1	0	1	0	1	0	1
Hex	S ₃	S ₂	S ₁	So									
0	0	0	0	0		*	C4	C5	Т	C6	Т	Т	30
1	0	0	0	1		CO	Н	Т	14	Т	М	М	Т
2	0	0	1	0		C1	Н	Т	М	Т	2	24	Т
3	0	0	1	1		Τ	18	8	Т	М	Τ	Η	М
4	0	1	0	0		C2	Н	Τ	15	_	3	25	Τ
5	0	1	0	1		T	19	9	Т	М	Т	Т	31
6	0	1	1	0		T	20	10	Т	М	Т	Т	М
7	0	1	1	1		М	Т	Т	М	Т	4	26	Т
8	1	0	0	0		СЗ	Т	Т	М	Т	5	27	Т
9	1	0	0	1		Т	21	11	Т	М	Т	Т	М
Α	1	0	1	0		Т	22	12	Т	1	Т	Т	М
В	1	0	1	1		17	Т	Т	М	Т	6	28	Т
С	1	1	0	0		Т	23	13	Т	М	Т	Т	М
D	1	1	0	1		М	Т	Т	М	Т	7	29	Т
Е	1	1	1	0		16	Т	Т	М	Т	М	М	Т
F	1	1	1	1		Т	М	М	Т	0	Т	Т	М

NOTES:

2584 tbl 08

- 1. * = No errors detected
- Number = The number of the single bit-in-error
- 3. T = Two errors detected
- 4. M = Three or more errors detected

Table 7. Syndrome Decode to Bit-in-Error (32-Bit)

64-BIT DATA WORD CONFIGURATION

Two IDT49C460 EDC units, connected as shown in Figure 2, provide all the logic needed for single bit error detection and double bit error detection of a 64-bit data field. Table 4 gives the CODE ID1,0 values needed for distinguishing the upper 32 bits from the lower 32 bits. Valid syndrome, check bits and the ERROR and $\overline{\text{MULTERROR}}$ signals come from the IC with the CODE ID1,0 = 11. Control signals not indicated are connected to both units in parallel. The EDC with the CODE ID1,0 = 10 has the $\overline{\text{OEsc}}$ grounded. The $\overline{\text{OEsc}}$ selects the syndrome bits from the EDC with CODE ID1,0 = 11 and also controls the check bit buffers from memory.

Data In bits 0 through 31 are connected to the same numbered inputs of the EDC unit with CODE ID1,0 = 10, while Data In bits 32 through 63 are connected to Data Inputs 0 to 31, respectively, for the EDC unit with CODE ID1.0 = 11.

Figure 4 indicates the 72-bit data format of 8 bytes of data and 8 check bits. Check bits are input to the EDC unit with CODE ID1,0 = 10 through a three-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits from the upper EDC unit to the lower EDC unit. The MUX shown on the functional block diagram is used to select the CB0–7 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Table 11 indicates the data bits participating in the check bit generation. For example, check bit Co is the exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization modes. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate modes.

Syndrome bits are generated by an exclusive-OR of the generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 9 indicates the decoding of the 8 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Tables 8A and 8B define the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the SC0–7 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Performance data is provided in Table 10, relating a single IDT49C460 EDC with the two cascaded units of Figure 2. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Bit	Internal Function
0	CB ₀ DIAGNOSTIC
1	CB1 DIAGNOSTIC
2	CB2 DIAGNOSTIC
3	CB₃ DIAGNOSTIC
4	CB4 DIAGNOSTIC
5	CB₅ DIAGNOSTIC
6	CB6 DIAGNOSTIC
7	CB7 DIAGNOSTIC
8	CODE IDo LOWER 32-BIT
9	CODE ID1 LOWER 32-BIT
10	DIAG MODE0 LOWER 32-BIT
11	DIAG MODE1 LOWER 32-BIT
12	CORRECT LOWER 32-BIT
13–31	DON'T CARE
32–39	DON'T CARE
40	CODE ID0 UPPER 32-BIT
41	CODE ID1 UPPER 32-BIT
42	DIAG MODE0 UPPER 32-BIT
43	DIAG MODE1 UPPER 32-BIT
44	CORRECT UPPER 32-BIT
45–63	DON'T CARE

Table 8A. 64-Bit Diagnostic Latch–Coding Format (Diagnostic and Correct Mode)

2584 tbl 11

Bit	Internal Function
0–7	DON'T CARE
8	CODE ID₀ LOWER 32-BIT
9	CODE ID1 LOWER 32-BIT
10	DIAG MODE0 LOWER 32-BIT
11	DIAG MODE1 LOWER 32-BIT
12	CORRECT LOWER 32-BIT
13–31	DON'T CARE
32	CB ₀ DIAGNOSTIC
33	CB1 DIAGNOSTIC
34	CB2 DIAGNOSTIC
35	CB3 DIAGNOSTIC
36	CB4 DIAGNOSTIC
37	CB5 DIAGNOSTIC
38	CB6 DIAGNOSTIC
39	CB7 DIAGNOSTIC
40	CODE ID0 UPPER 32-BIT
41	CODE ID1 UPPER 32-BIT
42	DIAG MODE0 UPPER 32-BIT
43	DIAG MODE1 UPPER 32-BIT
44	CORRECT UPPER 32-BIT
45–63	DON'T CARE

2584 tbl 10

Table 8B. 64-Bit Diagnostic Latch-Coding Format (Diagnostic and Correct Mode)

						_	ī		ī		i	·	i		ı					i	1
ĺ					Hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
					S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Syndrome		S ₆	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1		
		Bi	ts		S 5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
					S4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Hex	S 3	S ₂	S ₁	S ₀																	
0	0	0	0	0		*	C4	C5	Т	C6	Т	Т	62	C7	Т	Т	46	Т	М	М	Т
1	0	0	0	1		C0	Т	Т	14	Т	М	М	Т	Т	М	М	Т	М	Т	Т	30
2	0	0	1	0		C1	Т	Т	М	Т	34	56	Т	Т	50	40	Т	М	Т	Т	М
3	0	0	1	1		Т	18	8	Т	М	Т	Т	М	М	Т	Т	М	Т	2	24	Т
4	0	1	0	0		C2	Т	Т	15	Т	35	57	Т	Т	51	41	Т	М	Т	Т	31
5	0	1	0	1		Т	19	9	Т	М	Т	Т	63	М	Т	Т	47	Т	3	25	Т
6	0	1	1	0		Т	20	10	Т	М	Т	Т	М	М	Т	Т	М	Т	4	26	Т
7	0	1	1	1		М	Т	Т	М	Т	36	58	Т	Т	52	42	Т	М	Т	Т	М
8	1	0	0	0		С3	Т	Т	М	Т	37	59	Т	Т	53	43	Т	М	Т	Т	М
9	1	0	0	1		Т	21	11	Т	М	Т	Т	М	М	Т	Т	М	Т	5	27	Т
Α	1	0	1	0		Т	22	12	Т	33	Т	Т	М	49	Т	Т	М	Т	6	28	Т
В	1	0	1	1		17	Т	Т	М	Т	38	60	Т	Т	54	44	Т	1	Т	Т	М
С	1	1	0	0		Т	23	13	Т	М	Т	Т	М	М	Т	Т	М	Т	7	29	Т
D	1	1	0	1		М	Т	Т	М	Т	39	61	Т	Т	55	45	Т	М	Т	Т	М
Е	1	1	1	0		16	Т	Т	М	Т	М	М	Т	Т	М	М	Т	0	Т	Т	М
F	1	1	1	1		Т	М	М	Т	32	Т	Т	М	48	Т	Т	М	Т	М	М	Т

NOTES:

 * = No errors detected T = TvNumber = The number of the single bit-in-error M = T

T = Two errors detected

M = Three or more errors detected

	64–Bit Propagation Delay	
From	То	Component Delay for IDT49C460 AC Specifications
DATA	Check Bits Out	(DATA TO SC) + (CB TO SC, CODE ID 11)
DATA	Corrected DATAout	(DATA TO SC) + (CB TO SC, CODE ID 11) + (CB TO DATA, CODE ID 10)
DATA	Syndromes Out	(DATA TO SC) + (CB TO SC, CODE ID 11)
DATA	ERROR for 64 Bits	(DATA TO SC) + (CB TO ERROR, CODE ID 11)
DATA	MULT ERROR for 64 Bits	(DATA TO SC) + (CB TO MULT ERROR, CODE ID 11)

Table 10. Key Calculations for the 64-Bit Configuration

Generated			Participating Data Bits														
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
C ₀	Even (XOR)		Х	Х	Х		Х			Х	Х		Х			Х	
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								
C7	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								

2584 tbl 13

Generated			Participating Data Bits														
Check Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Co	Even (XOR)		Х	Х	Х		Х			Х	Х		Х			Х	
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C 5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C6	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C 7	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х

2584 tbl 14

Generated								Partic	ipatin	g Dat	a Bits						
Check Bits	Parity	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
Co	Even (XOR)	Х				Х		Х	Х			Х		Х	Х		Х
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								
C7	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х

2584 tbl 15

Generated			Participating Data Bits														
Check Bits	Parity	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
C ₀	Even (XOR)	Х				Х		Х	Х			Х		Х	Х		Х
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C7	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								

NOTE:

2584 tbl 16

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

SC OUTPUTS

The tables below indicate how the SC0-7 outputs are generated in each control mode of various CODE IDs (Internal Control Mode not applicable).

		CODE ID1,0	
Generate	00	10	11
SC ₀ ←	PH0	PH1	PH2 ⊕ CBo
SC1 ←	PA	PA	PA ⊕ CB1
SC ₂ ←	PB	РВ	PB ⊕ CB2
SC ₃ ←	PC	PC	PC ⊕ CB3
SC4 ←	PD	PD	PD ⊕ CB4
SC ₅ ←	PE	PE	PE ⊕ CB5
SC ₆ ←	PF	PF	PF ⊕ CB6
SC7 ←	_	PF	PG ⊕ CB7
	Final Check Bits	Partial Check Bits	Final Check Bits

Correct/		CODE ID1,0	
Detect	00	10	11
SC ₀ ←	PH0 ⊕ Co	PH1 ⊕ Co	PH2 ⊕ CBo
SC1 ←	PA ⊕ C1	PA ⊕ C1	PA ⊕ CB1
SC2 ←	PB ⊕ C2	PB ⊕ C2	PB ⊕ CB2
SC ₃ ←	PC ⊕ C3	PC ⊕ C3	PC ⊕ CB3
SC4 ←	PD C4	PD ⊕ C4	PD ⊕ CB4
SC ₅ ←	PE ⊕ C5	PE ⊕ C5	PE ⊕ CB5
SC ₆ ←	PF ⊕ C6	PF ⊕ C6	PF ⊕ CB6
SC7 ←	_	PF ⊕ C7	PG ⊕ CB7
	Final Syndrome	Partial Syndrome	Final Syndrome

2584 tbl 17

2584 tbl 19

Diagnostic		CODE ID1,0	
Generate	00	10	11
SC ₀ ←	DL0	DL0	DL32
SC1 ←	DL1	DL1	DL33
SC2 ←	DL2	DL2	DL34
SC ₃ ←	DL3	DL3	DL35
SC4 ←	DL4	DL4	DL36
SC ₅ ←	DL5	DL5	DL37
SC ₆ ←	DL6	DL6	DL38
SC7 ←	_	DL7	DL39
	Final Check Bits	Partial Check Bits	Final Check Bits

Diagnostic Correct/		CODE ID1,0	
Detect	00	10	11
SC ₀ ←	PH0 ⊕ DL0	PH1 ⊕ DL0	PH2 ⊕ CB0
SC1 ←	PA ⊕ DL1	PA ⊕ DL1	PA ⊕ CB1
SC ₂ ←	PB ⊕ DL2	PB ⊕ DL2	PB ⊕ CB2
SC₃ ←	PC ⊕ DL3	PC ⊕ DL3	PC ⊕ CB3
SC4 ←	PD ⊕ DL4	PD DL4	PD ⊕ CB4
SC5 ←	PE ⊕ DL5	PE ⊕ DL5	PE ⊕ CB5
SC ₆ ←	PF ⊕ DL6	PF ⊕ DL6	PF ⊕ CB6
SC7 ←	_	PF ⊕ DL7	PG ⊕ CB7
	Final Syndrome	Partial Syndrome	Final Syndrome

2584 tbl 18

2584 tbl 20

		CODE ID1,0							
PASSTHRU	00	10	11						
SC₀ ←	C0	C0	CB ₀						
SC1 ←	C1	C1	CB ₁						
SC ₂ ←	C2	C2	CB ₂						
SC3 ←	C3	C3	СВз						
SC4 ←	C4	C4	CB4						
SC5 ←	C5	C5	CB ₅						
SC ₆ ←	C6	C6	CB6						
SC7 ←	_	C7	СВ7						

Table 12. SC0-7 Outputs For Different Control Modes

DATA CORRECTION

The tables below indicate which data output bits are corrected depending upon the syndromes and the CODE ID1,0 position. The syndromes that determine data correction are, in some cases, syndromes input externally via the CB inputs and, in some cases, syndromes input externally by that EDC (Si are the internal syndromes and are the same as the value of the SCi output of that EDC if enabled).

FUNCTIONAL EQUATIONS

The equations below describe the IDT49C460 output values as defined by the value of the inputs and internal states.

DEFINITIONS

- $PA = D0 \oplus D1 \oplus D2 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12 \oplus D16 \oplus D17$ $\oplus D18 \oplus D20 \oplus D22 \oplus D24 \oplus D26 \oplus D28$
- $\overline{PB} = D0 \oplus D3 \oplus D4 \oplus D7 \oplus D9 \oplus D10 \oplus D13 \oplus D15 \oplus D16 \oplus D19$ $\oplus D20 \oplus D23 \oplus D25 \oplus D26 \oplus D29 \oplus D31$
- $\overline{PC} = D0 \oplus D1 \oplus D5 \oplus D6 \oplus D7 \oplus D11 \oplus D12 \oplus D13 \oplus D16 \oplus D17 \oplus D21 \oplus D22 \oplus D23 \oplus D27 \oplus D28 \oplus D29$
- $PD = D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7 \oplus D14 \oplus D15 \oplus D18 \oplus D19$ $\oplus D20 \oplus D21 \oplus D22 \oplus D23 \oplus D30 \oplus D31$
- $PE = D8 \oplus D9 \oplus D10 \oplus D11 \oplus D12 \oplus D13 \oplus D14 \oplus D15 \oplus D24$ $\oplus D25 \oplus D26 \oplus D27 \oplus D28 \oplus D29 \oplus D30 \oplus D31$
- $PF = D0 \oplus D1 \oplus D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7 \oplus D24 \oplus D25 \oplus D26 \oplus D27 \oplus D28 \oplus D29 \oplus D30 \oplus D31$
- $PG = D8 \oplus D9 \oplus D10 \oplus D11 \oplus D12 \oplus D13 \oplus D14 \oplus D15 \oplus D16$ $\oplus D17 \oplus D18 \oplus D19 \oplus D20 \oplus D21 \oplus D22 \oplus D23$
- $PH0 = D0 \oplus D4 \oplus D6 \oplus D7 \oplus D8 \oplus D9 \oplus D11 \oplus D14 \oplus D17 \oplus D18$ $\oplus D19 \oplus D21 \oplus D26 \oplus D28 \oplus D29 \oplus D31$
- PH1 = D1 \oplus D2 \oplus D3 \oplus D5 \oplus D8 \oplus D9 \oplus D11 \oplus D14 \oplus D17 \oplus D18 \oplus D19 \oplus D21 \oplus D24 \oplus D25 \oplus D27 \oplus D30
- $PH2 = D0 \oplus D4 \oplus D6 \oplus D7 \oplus D10 \oplus D12 \oplus D13 \oplus D15 \oplus D16 \oplus D20 \oplus D22 \oplus D23 \oplus D26 \oplus D28 \oplus D29 \oplus D31$

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5V	-0.5 to Vcc + 0.5V	V
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	30	30	mA

NOTE: 2584 tbl 24

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2VCommercial: $TA = 0^{\circ}C$ to $+70^{\circ}C$, $VCC = 5.0V \pm 5\%$; Military: $TA = -55^{\circ}C$ to $+125^{\circ}C$, $VCC = 5.0V \pm 10\%$

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH	Guaranteed Logic HIGH Level ⁽⁴⁾				V
VIL	Input LOW Level	Guaranteed Logic LOW L	Guaranteed Logic LOW Level ⁽⁴⁾				V
lгн	Input HIGH Current	Vcc = Max., Vin = Vcc	_	0.1	10.0	μΑ	
lι∟	Input LOW Current	Vcc = Max., Vin = GND		_	-0.1	-10.0	μΑ
Vон	Output HIGH Voltage	Vcc = Min.	Іон = 300μΑ	Vcc	_	_	V
			Iон = -12mA Mil.	2.4	4.3	_	
			IOH = -15mA Com'l.	2.4	4.3	_	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 300μA	-	_	GND	V
			IOL = 12mA Mil.	_	0.3	0.5	
			IOL = 16mA Com'l.	_	0.3	0.5	
loz	Off State (High Impedance)	Vcc = Max.	Vo = 0V		-0.1	-20.0	μΑ
	Output Current		Vo = Vcc (Max.)	_	0.1	20.0	
los	Output Short Circuit Current	Vcc = Max., Vout = 0V (3	3)	-30.0	_	_	mA

NOTES:

2584 tbl 26

- 1. For conditions shown as Max. or Min. use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, $+ 25^{\circ}C$ ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
- 4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: TA = 0°C to +70°C, VCC = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, VCC = $5.0V \pm 10\%$

VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Iccq	Quiescent Power Supply Current	Vcc = Max.; All Inputs	-	_	3.0	10	mA
	(CMOS Inputs)	VHC ≤ VIN, VIN ≤ VLC					
		fop = 0; Outputs Disabled					
Ісст	Quiescent Input Power Supply	Vcc = Max., Vin = 3.4V, fop = 0		_	0.3	0.75	mA/
	Current (per Input @ TTL High) (5)						Input
ICCD	Dynamic Power Supply Current	Vcc = Max.	MIL.	_	6	10	mA/
		VHC ≤ VIN, VIN ≤ VLC	COM'L.	_	6	7	MHz
		Outputs Open, OE = L					
Icc	Total Power Supply Current (6)	Vcc = Max., fop = 10MHz	MIL.	_	60	110	mA
		Outputs Open, $\overline{OE} = L$	COM'L.	_	60	80	
		50 % Duty cycle					
		VHC ≤ VIN, VIN ≤ VLC					
		Vcc = Max., fop = 10MHz	MIL.	_	70	125]
		Outputs Open, $\overline{\sf OE}$ = L	COM'L.	_	70	95	
		50 % Duty cycle					
		VIH = 3.4V, VIL = 0.4V					

NOTES:

2584 tbl 27

- 5. IccT is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out Icco, then dividing by the total number of inputs.
- 6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
 - ICC = ICCQ + ICCT (NT x DH) + ICCD (fOP)
 - DH = Data duty cycle TTL high period (VIN = 3.4V).
 - NT= Number of dynamic inputs driven at TTL levels.
 - fop = Operating frequency in Megahertz.

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- 1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- 2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
- 3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
- 4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using VIL ≤ 0V and VIH ≥ 3V for AC tests.

IDT49C460E AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0°C to +70°C, VcC = 5.0V ± 5% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				То О	utput			
	From Input	Ī	SC 0-7	DATA 0-31	ERRO	R	MULT ERROR	Unit
	DATA ₀₋₃₁ (3)		11	14 ⁽²⁾	10		11	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 00, 11)		9	12	7		9	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 10)		9	10	_		_	ns
	LEOUT/GENERATE		_	9	7	7	8 آ	ns
		مر	13	_	ſ	7	<i>f</i> 8	ns
	CORRECT Not Internal Control Mode		_	11	_	<u> </u>	_	ns
Ī	DIAG MODE Not Internal Control Mode		11	18	8		14	ns
	CODE ID1,0		13 ⁽⁶⁾	17	12		15	ns
	LEIN From latched to Transparent		16	19	13	7/-	16	ns
	LEDIAG From latched to Transparent	ſ	11 ⁽⁶⁾	17	11		13	ns
rnal ntrol	LEDIAG (Internal Control Mode) From latched to Transparent	5	11 ⁽⁶⁾	16	11	7	13	ns
ode	DATA0-31 (Internal Control Mode) Via Diagnostic Latch	ſ	11	17 ⁽²⁾	9		11	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		1	LEIN	3	3	ns
CB ₀ -7 ⁽⁴⁾		7	LEIN	2	3	ns
DATA ₀₋₃₁ ^(4, 6)		7	LEOUT/GENERATE	5 ⁽¹⁵⁾	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	11	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	6	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	6	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	13	0	ns
CODE ID1,0 ^(4, 6)		1	LEOUT/GENERATE	8	0	ns
LEIN ^(4, 6)		1	LEOUT/GENERATE	14	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	3	3	ns

NOTE: (15) above applies to correction path.

2584 tbl 71

OUTPUT ENABLE/DISABLE TIMES(5)

				Enable		Disa		
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀₋₃	7	5	DATA0-31	0	7	0	6	ns
OE sc	7	<i>f</i>	SC0-7	0	7	0	6	ns

2584 tbl 72

MINIMUM PULSE WIDTHS	Min.	
LEIN, LEOUT/GENERATE, LEDIAG ✓ (Positive–going pulse)	5	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460D AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0°C to +70°C, Vcc = 5.0V ± 5% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To C	Output				
	From Input		SC0-7	DATA0-31	ERI	ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ (3)		14	18 ⁽²⁾	1	2	1	5	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 00, 11)		11	16	1	0	1	2	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 10)		12	12	_	_	_	_	ns
	LEOUT/GENERATE	ſ	_	9	7	7	7	8	ns
		7	14	_	ſ	7	ſ	8	ns
	CORRECT Not Internal Control Mode			12	-	_	_	_	ns
	DIAG MODE Not Internal Control Mode		12	20	1	0	1	5	ns
	CODE ID1,0		14 ⁽⁶⁾	18	1	3	1	6	ns
	LEIN From latched to Transparent		17	21	1	4	1	7	ns
	LEDIAG From latched to Transparent		12 ⁽⁶⁾	18	1	2	1	4	ns
Internal Control	LEDIAG (Internal Control Mode) From latched to Transparent	1	12 ⁽⁶⁾	17	1	2	1	4	ns
Mode	DATA ₀₋₃₁ (Internal Control Mode) Via Diagnostic Latch	ſ	12	19 ⁽²⁾	1	0	1	2	ns
									2584 tbl 28

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

Hold Time To Input **Set-up Time** (Latching Data) From Input Min. Min. Unit DATA₀₋₃₁(4) LEIN 3 3 ns CB₀₋₇ (4) 2 3 LEIN ns DATA₀₋₃₁(4, 6) LEOUT/GENERATE 5(15) 0 ns CB₀₋₇ (CODE ID 00, 11)^(4, 6) LEOUT/GENERATE 0 11 ns LEOUT/GENERATE CB₀₋₇ (CODE ID 10)^(4, 6) 6 0 ns CORRECT(4, 6) LEOUT/GENERATE 6 0 ns DIAG MODE(4, 6) LEOUT/GENERATE 13 0 ns CODE ID_{1.0}(4, 6) LEOUT/GENERATE 8 0 ns LEIN(4, 6) LEOUT/GENERATE 14 0 ns DATA₀₋₃₁(4, 6) **LEDIAG** 3 3 ns

NOTE: (15) above applies to correction path.

OUTPUT ENABLE/DISABLE TIMES⁽⁵⁾

Enable Disable From Input Enable Disable To Output Min. Max. Min. Max. Unit OE Byte0-3 DATA₀₋₃₁ 0 8 0 10 ns **OE**sc SC0-7 0 10 ns

2584 tbl 30

MINIMUM PULSE WIDTHS (6) Min. LEIN, LEOUT/GENERATE, LEDIAG / (Positive-going pulse) 5 ns NOTES: 2584 tbl 31

1. CI = 50pF.

- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460D AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: -55° C to $+125^{\circ}$ C, Vcc = 5.0V \pm 10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

Ï				To C	utput				
	From Input	Ī	SC ₀ -7	DATA0-31	ERR	OR	MULT	RROR	Unit
İ	DATA ₀₋₃ ⁽³⁾		17	22 ⁽²⁾	16	6	1	8	ns
[CB ₀ -7 (CODE ID ₁ ,0 = 00, 11)		13	17	12	2	1-	4	ns
[CB0-7 (CODE ID1,0 = 10)		13	14	_	-	_	_	ns
ĺ	LEOUT/GENERATE	1	_	10	7	8	7	8	ns
		7	15	_	ſ	8	ſ	9	ns
	CORRECT Not Internal Control Mode		_	13	_	-	_	-	ns
	DIAG MODE Not Internal Control Mode		14	22	12	2	1	7	ns
	CODE ID1,0		16 ⁽⁶⁾	20	15	5	1	8	ns
	LEIN From latched to Transparent		18	24	16	6	1	9	ns
,	LEDIAG From latched to Transparent	£	14 ⁽⁶⁾	20	10	3	1	6	ns
Internal Control	LEDIAG From latched to Transparent	1	14 ⁽⁶⁾	19	14	4	1	6	ns
Mode	DATA ₀₋₃₁ Via Diagnostic Latch	ſ	14	22 ⁽²⁾	1	1	1-	4	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 32

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA0-31 ⁽⁴⁾		7	LEIN	3	3	ns
CB ₀ -7 ⁽⁴⁾		7	LEIN	2	3	ns
DATA ₀₋₃₁ ^(4, 6)		7	LEOUT/GENERATE	6 ⁽¹⁵⁾	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		م	LEOUT/GENERATE	12	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	8	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	7	0	ns
DIAG MODE ^(4, 6)		Ž	LEOUT/GENERATE	14	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	9	0	ns
LEIN ^(4, 6)		1	LEOUT/GENERATE	16	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	3	3	ns

NOTE: (15) above applies to correction path.

2584 tbl 33

OUTPUT ENABLE/DISABLE TIMES(5)

		-		Enable		Disable		
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	10	0	12	ns
ŌĒsc	1	ſ	SC0-7	0	10	0	12	ns

2584 tbl 34

MINIMUM PULSE WIDTHS ⁽⁶⁾	Min.	2004 (8) 04
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	5	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5F.
- 6. Not production tested, guaranteed by characterization.

IDT49C460C AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0°C to +70°C, Vcc = $5.0V \pm 5\%$

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To C	Output				
	From Input		SC ₀ -7	DATA0-31	ERF	ROR	MULT	ERROR	Unit
DATA0-31	(3)		19	24 ⁽²⁾	1	6	2	0	ns
CB0-7 (C0	ODE ID1,0 = 00, 11)		14	21	1	2	1	6	ns
CB0-7 (C0	ODE ID1,0 = 10)	_	14	16	_	_	_	_	ns
LEOUT/GE	NERATE	ſ	_	12	7	9	7	11	ns
		7	18	_	ſ	9	ſ	11	ns
CORRECT Not Internate	T al Control Mode		_	16	_	_	_	_	ns
DIAG MOI Not Interna	DE al Control Mode		16	26	1	1	2	0	ns
CODE ID1	,0		18 ⁽⁶⁾	23	1	7	2	:1	ns
LEIN From latch	ned to Transparent		22	28 ⁽²⁾	1	9	2	2	ns
LEDIAG From latch	ned to Transparent	f	15 ⁽⁶⁾	24	1	5	1	9	ns
nal LEDIAG rol From latch	ned to Transparent	ſ	16 ⁽⁶⁾	22	1	5	1	8	ns
e DATA ₀₋₃₁ Via Diagno	ostic Latch	ſ	15	25 ⁽²⁾	1	3	1	6	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 36

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		7	LEIN	3	4	ns
CB ₀₋₇ ⁽⁴⁾		7	LEIN	2	4	ns
DATA ₀₋₃₁ (4, 6)		7	LEOUT/GENERATE	6 ⁽¹⁶⁾	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	14	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	8	0	ns
CORRECT ^(4, 6)	ſ	7	LEOUT/GENERATE	8	0	ns
DIAG MODE ^(4, 6)	-	7	LEOUT/GENERATE	17	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	10	0	ns
LEIN ^(4, 6)	ſ	7	LEOUT/GENERATE	19	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	3	3	ns

NOTE: (16) above applies to correction path.

2584 tbl 37

OUTPUT ENABLE/DISABLE TIMES(5)

	From Input Enable Dis OE Byte0-3 OEsc			Ena	Enable		Disable		
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit	
OE Byte ₀ –3	7	ſ	DATA0-31	0	10	0	12	ns	
OE sc	7	ſ	SC0-7	0	10	0	12	ns	

2584 tbl 38

MINIMUM PULSE WIDTHS ⁽⁶⁾	Min.	2304 (0) 30
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	6	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460C AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: -55° C to $+125^{\circ}$ C, VCC = 5.0V \pm 10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS⁽¹⁾

				To C	utput				
	From Input	ĺ	SC0-7	DATA0-31	ERF	ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ ⁽³⁾		22	29(2)	2	1	2	24	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 00, 11)		17	23	1	6	1	8	ns
	CB0-7 (CODE ID1,0 = 10)		17	18	_	_	-	_	ns
	LEOUT/GENERATE	ſ	_	13	₹.	10	7	12	ns
		7	20	_	<i>f</i>	10	<i>s</i>	12	ns
	CORRECT Not Internal Control Mode		_	17	_	_	_	_	ns
	DIAG MODE Not Internal Control Mode		18	29	1	2	2	23	ns
	CODE ID1,0		21 ⁽⁶⁾	26	2	0	2	<u>!</u> 4	ns
	LEIN From latched to Transparent		24	32	2	1	2	25	ns
	LEDIAG From latched to Transparent	f	18 ⁽⁶⁾	27	1	7	2	.1	ns
Internal Control	LEDIAG From latched to Transparent	1	19 ⁽⁶⁾	25	1	8	2	<u>?</u> 1	ns
Mode	DATA ₀₋₃₁ Via Diagnostic Latch	ſ	18	29 ⁽²⁾	1	4	1	8	ns
				-	-				2584 tbl 40

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input		To Input (Latching Data)		Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		7	LEIN	3	4	ns
CB ₀ –7 ⁽⁴⁾		7	LEIN	2	4	ns
DATA ₀₋₃₁ ^(4, 6)		7	LEOUT/GENERATE	7 ⁽¹⁹⁾	3	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	16	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	10	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	9	0	ns
DIAG MODE ^(4, 6)	-	7	LEOUT/GENERATE	19	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	12	0	ns
LEIN ^(4, 6)	1	7	LEOUT/GENERATE	21	0	ns
DATA ₀₋₃₁ ^(4, 6)			LEDIAG	3	3	ns

Note: (19) above applies to correction path.

2584 tbl 41

OUTPUT ENABLE/DISABLE TIMES⁽⁵⁾

		-		Ena	able	Disa	able	
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	12	0	14	ns
OE sc	7	ſ	SC0-7	0	12	0	14	ns

2584 tbl 42

		2584 tbl 42	
MINIMUM PULSE WIDTHS ⁽⁶⁾	Min.		
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	6	ns	

NOTES:

584 tbl 43

1. CI = 50pF.

- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5F.
- 6. Not production tested, guaranteed by characterization.

IDT49C460B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0° C to +70°C, Vcc = 5.0V \pm 5% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

1									
				To O	utput				
	From Input		SC0-7	DATA0-31	ERF	ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ (3)		25	30 ⁽²⁾	2	5	2	7	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 00, 11)		14	30	1	7	2	0	ns
	CB ₀ -7 (CODE ID ₁ ,0 = 10)	_	16	18	_	_	_	_	ns
	LEOUT/GENERATE	f	_	12	7	23	7	23	ns
		7	21	_	<i>f</i>	23	ſ	23	ns
	CORRECT Not Internal Control Mode		_	23	_	_	_	_	ns
	DIAG MODE Not Internal Control Mode		17	26	2	0	2	4	ns
	CODE ID1,0		18 ⁽⁶⁾	26	2	1	2	6	ns
	LEIN From latched to Transparent		27	38 (2)	3	0	;	3	ns
	LEDIAG From latched to Transparent	ſ	15 ⁽⁶⁾	29	1	9	2	2	ns
Internal Control	LEDIAG From latched to Transparent	ſ	16 ⁽⁶⁾	32	1	9	2	4	ns
Mode	DATA ₀₋₃₁ Via Diagnostic Latch	ſ	16	32 (2)	2	0	2	5	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 44

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		7	LEIN	4	4	ns
CB ₀ -7 ⁽⁴⁾		7	LEIN	4	4	ns
DATA ₀₋₃₁ (4, 6)		7	LEOUT/GENERATE	19	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	15	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	15	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	11	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	17	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	17	0	ns
LEIN ^(4, 6)		7	LEOUT/GENERATE	20	0	ns
DATA ₀₋₃₁ ^(4, 6)			LEDIAG	4	3	ns

2584 tbl 45

OUTPUT ENABLE/DISABLE TIMES(5)

From Input Enable OE Byte₀-3 ₹ OEsc ₹		_		Enable		Disa		
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7		DATA0-31	0	12	0	14	ns
OE sc	7	ſ	SC0-7	0	12	0	14	ns

2584 tbl 46

MINIMUM PULSE WIDTHS	Min.	
LEIN, LEOUT/GENERATE, LEDIAG ✓ \ (Positive—going pulse)	9	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: -55° C to $+125^{\circ}$ C, Vcc = 5.0V \pm 10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To C	Output				
	From Input		SC ₀ -7	DATA ₀₋₃₁	ERF	ROR	MULT	ERROR	Un
	DATA ₀₋₃₁ (3)		28	33 ⁽²⁾	2	8	3	0	ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 00, 11)		17	33	2	:0	2	3	ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 10)		19	23	_	_	-	_	ns
Г	LEOUT/GENERATE	ſ	_	15	7	26	7	26	ns
		7	24	_	ſ	26		26	ns
	CORRECT Not Internal Control Mode		_	26	_	_	_	_	ns
	DIAG MODE Not Internal Control Mode		20	29	2	3	2	7	ns
	CODE ID1,0		21	29	2	4	2	9	ns
	LEIN From latched to Transparent		30	41	3	3	3	6	ns
	LEDIAG From latched to Transparent	<i>f</i>	18	32	2	2	2	5	ns
iai	LEDIAG From latched to Transparent	£	19	35	2	2	2	7	ns
	DATA0–31 Via Diagnostic Latch	ſ	19	35 ⁽²⁾	2	3	2	8	ns

To Input

Set-up Time

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

Hold Time

From Input			(Latching Data)	Min.	Min.	Unit
DATA0-31 ⁽⁴⁾		7	LEIN	4	4	ns
CB0-7 ⁽⁴⁾		7	LEIN	4	4	ns
DATA ₀₋₃₁ (4, 6)		1	LEOUT/GENERATE	23	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	18	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	18	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	14	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	20	0	ns
CODE ID1,0 ^(4, 6)		1	LEOUT/GENERATE	20	0	ns
LEIN ^(4, 6)	ſ	7	LEOUT/GENERATE	23	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	4	3	ns

2584 tbl 49

OUTPUT ENABLE/DISABLE TIMES(5)

				Enable		Disa		
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	12	0	14	ns
OE sc	7	ſ	SC0-7	0	12	0	14	ns

2584 tbl 50

MINIMUM PULSE WIDTHS	Min.	2004 101 00
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	12	ns

NOTES:

1. CI = 50pF.

- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 5pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0°C to 70°C, Vcc = $5.0V \pm 5\%$

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To O	utput				
	From Input		SC0-7	DATA ₀₋₃₁	ERF	ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ (3)		27	36 ⁽²⁾	3	0	33		ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 00, 11)		16	34	19		23		ns
	CB0-7 (CODE ID1,0 = 10)	1,0 = 10)		20	_	_	_	_	ns
	LEOUT/GENERATE		1	12	7	25	7	25	ns
		7	21		ſ	25	ſ	25	ns
	CORRECT Not Internal Control Mode		1	23	_		_		ns
	DIAG MODE Not Internal Control Mode		17	26	20		24		ns
	CODE ID1,0		18	26	2	:1	26		ns
	LEIN From latched to Transparent		27	38	3	0	3	3	ns
	LEDIAG From latched to Transparent	ſ	15	29	1	9	2	2	ns
Internal Control	LEDIAG From latched to Transparent	<i>_</i>	16	32	29		24		ns
Mode	DATA ₀₋₃₁ Via Diagnostic Latch	ſ	16	32 ⁽²⁾	2	:0	2	5	ns

2584 tbl 52

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		7	LEIN	5	4	ns
CB0-7 ⁽⁴⁾		7	LEIN	5	4	ns
DATA ₀₋₃₁ (4, 6)		7	LEOUT/GENERATE	23	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	15	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	15	0	ns
CORRECT ^(4, 6)	ſ	7	LEOUT/GENERATE	11	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	17	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	17	0	ns
LE _{IN} (4, 6)	ſ	7	LEOUT/GENERATE	25	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	5	3	ns

2584 tbl 53

OUTPUT ENABLE/DISABLE TIMES(5)

		Enable		Disa				
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	12	0	14	ns
OE sc	7	ſ	SC0-7	0	12	0	14	ns

2584 tbl 54

MINIMUM PULSE WIDTHS	Min.	2004 (0) 04
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	9	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: -55° C to $+125^{\circ}$ C, Vcc = 5.0V \pm 10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To C	utput				
	From Input		SC0-7	DATA0-31	ERF	ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ (3)		30	39 ⁽²⁾	3	3	3	6	ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 00, 11)		19	37	2	2	26		ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 10)	= 10)		23	_	_	_	_	
	LEOUT/GENERATE	f	_	15	7	28	7	28	ns
		1	24	_	ſ	28	ſ	28	ns
	CORRECT Not Internal Control Mode		_	26	_		_		ns
	DIAG MODE Not Internal Control Mode		20	29	23		27		ns
	CODE ID1,0		21	29	2	4	2	9	ns
	LEIN From latched to Transparent			41	3	3	3	6	ns
	LEDIAG From latched to Transparent	7	18	32	2	2	2	5	ns
Internal Control	1		19	35	2	2	2	7	ns
Mode	DATA0-31 Via Diagnostic Latch	ſ	19	35 ⁽²⁾	2	:3	2	8	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 56

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃ ⁽⁴⁾		1	LEIN	5	4	ns
CB ₀ -7 ⁽⁴⁾		1	LEIN	5	4	ns
DATA ₀₋₃₁ ^(4, 6)		7	LEOUT/GENERATE	27	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	18	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		1	LEOUT/GENERATE	18	0	ns
CORRECT ^(4, 6)	5	7	LEOUT/GENERATE	14	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	20	0	ns
CODE ID1,0 ^(4, 6)		1	LEOUT/GENERATE	20	0	ns
LE _{IN} (4, 6)	5	7	LEOUT/GENERATE	28	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	5	3	ns

2584 tbl 57

OUTPUT ENABLE/DISABLE TIMES(5)

		Enable		Disable				
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	12	0	14	ns
OE sc	7	ſ	SC0-7	0	12	0	14	ns

2584 tbl 58

MINIMUM PULSE WIDTHS	Min.	2304 (0) 30
LEIN, LEOUT/GENERATE, LEDIAG √ (Positive–going pulse)	12	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: 0°C to +70°C, Vcc = $5.0V \pm 5\%$ The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS(1)

				To O	utput				
	From Input		SC0-7	DATA0-31		ROR	MULT	ERROR	Unit
	DATA ₀₋₃₁ (3)		37	49 ⁽²⁾	4	.0	4	5	ns
	CB ₀ -7 (CODE ID ₁ , ₀ = 00, 11)		22	46	2	:6	3	1	ns
	CB0-7 (CODE ID1,0 = 10)		22	30	_	_		_	ns
	LEOUT/GENERATE			17	7	30	7	30	ns
		7	29	_	ſ	30	ſ	30	ns
	CORRECT Not Internal Control Mode		_	31	_		_		ns
	DIAG MODE Not Internal Control Mode		23	35	27		33		ns
	CODE ID1,0		25	35	2	9	3	5	ns
	LEIN From latched to Transparent		37	51	4	.1	4	5	ns
	LEDIAG From latched to Transparent	<i>f</i>	21	38	2	6	3	0	ns
ernal ntrol	LEDIAG From latched to Transparent	1	22	42	2	6	3	3	ns
ode	DATA ₀₋₃₁ Via Diagnostic Latch	1	22	42 ⁽²⁾	2	27		34	

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 60

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		1	LEIN	6	4	ns
CB ₀ -7 ⁽⁴⁾		1	LEIN	5	4	ns
DATA ₀₋₃₁ ^(4, 6)		7	LEOUT/GENERATE	30	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	20	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		1	LEOUT/GENERATE	20	0	ns
CORRECT ^(4, 6)		7	LEOUT/GENERATE	16	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	23	0	ns
CODE ID1,0 ^(4, 6)		1	LEOUT/GENERATE	23	0	ns
LE _{IN} (4, 6)		7	LEOUT/GENERATE	31	0	ns
DATA ₀₋₃₁ (4, 6)	•		LEDIAG	6	3	ns

2584 tbl 61

OUTPUT ENABLE/DISABLE TIMES(5)

				Ena	ble	Disa	able	
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ –3	7	ſ	DATA0-31	0	15	0	17	ns
OE sc	1	ſ	SC0-7	0	15	0	17	ns

2584 tbl 62

		2004 101 02
MINIMUM PULSE WIDTHS	Min.	
LEIN, LEOUT/GENERATE, LEDIAG ✓ (Positive–going pulse)	12	ns

NOTES:

- 1. CI = 50pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 50pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

IDT49C460 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: -55° C to $+125^{\circ}$ C, Vcc = 5.0V \pm 10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

PROPAGATION DELAYS⁽¹⁾

		To Output							
	From Input		SC0-7	DATA0-31	ERF	ROR	MULT ERROR		Unit
	DATA ₀₋₃₁ (3)		40	52 ⁽²⁾	4	4	48		ns
	CB0-7 (CODE ID1,0 = 00, 11)		25	49	2	9	34		ns
	CB0-7 (CODE ID1,0 = 10)		25	33	-	_	<u> </u>		ns
	LEOUT/GENERATE	ſ	_	20	7	33	7	33	ns
		7	32	_	<i>f</i>	33	ſ	33	ns
	CORRECT Not Internal Control Mode		_	34	-	_	_	_	ns
·	DIAG MODE Not Internal Control Mode		26	38	3	0	3	6	ns
	CODE ID1,0		28	38	3	2	3	8	ns
	LEIN From latched to Transparent		40	54	4	4	4	8	ns
·	LEDIAG From latched to Transparent	ſ	24	42	2	9	3	3	ns
Internal Control	LEDIAG From latched to Transparent	1	25	47 ⁽²⁾	2	9	3	6	ns
Mode	DATA ₀₋₃₁ Via Diagnostic Latch	5	25	47	3	0	3	7	ns

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2584 tbl 64

From Input			To Input (Latching Data)	Set-up Time Min.	Hold Time Min.	Unit
DATA ₀₋₃₁ ⁽⁴⁾		7	LEIN	6	4	ns
CB ₀ -7 ⁽⁴⁾		7	LEIN	5	4	ns
DATA ₀₋₃₁ (4, 6)		7	LEOUT/GENERATE	36	0	ns
CB ₀ -7 (CODE ID 00, 11) ^(4, 6)		7	LEOUT/GENERATE	24	0	ns
CB ₀ -7 (CODE ID 10) ^(4, 6)		7	LEOUT/GENERATE	24	0	ns
CORRECT ^(4, 6)	5	7	LEOUT/GENERATE	20	0	ns
DIAG MODE ^(4, 6)		7	LEOUT/GENERATE	28	0	ns
CODE ID1,0 ^(4, 6)		7	LEOUT/GENERATE	28	0	ns
LE _{IN} (4, 6)		7	LEOUT/GENERATE	37	0	ns
DATA ₀₋₃₁ (4, 6)			LEDIAG	6	3	ns

OUTPUT ENABLE/DISABLE TIMES⁽⁵⁾

2584 tbl 65

				Ena	ble	Disa	able	
From Input	Enable	Disable	To Output	Min.	Max.	Min.	Max.	Unit
OE Byte ₀ – ₃	7	ſ	DATA0-31	0	15	0	17	ns
OE sc	7		SC0-7	0	15	0	17	ns


2584 tbl 66

MINIMUM PULSE WIDTHS		Min.	
LEIN, LEOUT/GENERATE, LEDIAG	(Positive–going pulse)	15	ns

NOTES:

- 1. CI = 5pF.
- 2. These parameters are combinational propagation delay calculations, and are not tested in production.
- 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Set-up and Hold times relative to Latch Enables (Latching Data).
- 5. Output tests specified with CI = 5pF and measured to 0.5V change of output level. Testing is performed at CI = 5pF and correlated to CI = 5pF.
- 6. Not production tested, guaranteed by characterization.

DETECT OR CORRECTION MODE (FROM GENERATE MODE)



NOTES:


1. BOLD indicates critical parameters.

2. This is "E" version timing spec. Check appropriate table for other speed versions.

* Assumes "CBIN" and/or "DATAIN" are valid at least 4ns before "LEIN" goes high.

2584 drw 10

GENERATE MODE (FROM DETECT OR CORRECTION MODE)




2584 drw 09

NOTES:

- 1. BOLD indicates critical parameters.
- 2. Valiid "DATA" and valid CBIN" are shown to occur simultaneously, since both buses are latched and opened by the "LEIN" input.
- 3. This is "E" version timing spec. Check appropriate table for other speed versions.
- * Assumes DATA bus becomes input 4ns before LEIN goes high.

SET-UP AND HOLD TIMES AND MINIMUM PULSE WIDTHS



1. BOLD indicates critical parameters.

- 2. This is "E" version timing spec. Check appropriate table for other speed versions.
- Enable to enable timing requirement to ensure that the last DATA word applied to "DATAIN" is made available as DATAOUT"; assumes that "DATAIN" is valid at least 4ns before "LEIN" goes high.

INPUT/OUTPUT INTERFACE CIRCUIT




Figure 5. Input Structure (All Inputs)





Figure 6. Out put Structure

TEST LOAD CIRCUIT



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance

RL = Termination resistance: should be equal to ZouT of the Pulse Generator

Figure 7.

2584 tbl 69

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	1V/ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figure 7			

Test	Switch
Disable Low	Closed
Enable Low	
All other Tests	Open

2584 tbl 68

ORDERING INFORMATION

