


SDLS060 – OCTOBER 1976 – REVISED MARCH 1988

'160, '161, 'LS160A, 'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162, '163, 'LS162A, 'LS163A, 'S162, 'S163 . . . FULLY SYNCHRONOUS COUNTERS



These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161,'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162,'163,'LS162A,'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.




SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS


SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.


'LS160A thru 'LS163A,'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


logic symbols[†]






[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12










logic symbols (continued)[†]







[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.






SN54160, SN54162, SN74160, SN74162 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)

SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS

SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.






SN54161, SN54163, SN74161, SN74163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)

SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.






SN54LS160A, SN54LS162A, SN74LS160A, SN74LS162A SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)

SN54LS160A, SN74LS160A SYNCHRONOUS DECADE COUNTERS

SN54LS162A, SN74LS162A synchronous decade counters are similar; however the clear is synchronous as shown for the SN54LS163A, SN74LS163A binary counters at right.






SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)

SN54LS163A, SN74LS163A SYNCHRONOUS BINARY COUNTERS

SN54LS161A, SN74LS161A synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54LS160A, SN74LS160A decade counters at left.






SN54S162, SN74S162 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)




SN54S162, SN74S162 SYNCHRONOUS DECADE COUNTER



SN54S163, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)






'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit






'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two
- 4. Inhibit






SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)			 							7V
Input voltage			 							5.5 V
Interemitter voltage (see Note 2)										
Operating free-air temperature range: SN54' Circuits			 							–55°C to 125°C
SN74' Circuits			 							0° C to 70° C
Storage temperature range		•	 	•	 •	•	•	 •	•	–65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

 This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

recommended operating conditions

		SN541	60, SN5	4161	SN741	60, SN7	74161	
		SN541	62, SN5	64163	SN741	62, SN	74163	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-	800			-800	μA
Low-level output current, IOL				16			16	mA
Clock frequency, fclock +		0		25	0		25	MHz
Width of clock pulse, tw(clock)		25			25			ns
Width of clear pulse, tw(clear)		20			20			ns
	Data inputs A, B, C, D	20			20			
	ENP	20			20			ns
Setup time, t_{su} (see Figures 1 and 2)	LOAD	25			25			115
	CLR [†]	20			20			
Hold time at any input, th		0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C

[†]This applies only for '162 and '163, which have synchronous clear inputs.



SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO		SN54160, SN54161 SN54162, SN54163				74161 74163	UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input	voltage			2			2			V
VIL	Low-level input	voltage					0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	l _l =12 mA			-1.5			-1.5	V
Vон	High-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.4		2.4	3.4		v
·0n	ingit letter outpu	······································		IOH = -800 μA		••••				·	
Vai	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,		0.2	0.4]	0.2	0.4	V	
VOL	Low-level outpu	(vortage	V _{IL} = 0.8 V,	IOL = 16 mA		0.2	0.4		0.2	0.4	Ň
11	Input current at	maximum input voltage	V _{CC} = MAX,	VI = 5.5 V			1			1	mA
1	High-level	CLK or ENT	V 140 Y	N 2 4 M			80			80	
ΗI	input current	Other inputs	$V_{CC} = MAX,$	vj = 2.4 v			40			40	μA
	Low-level	CLK or ENT		N - 0 4 M			-3.2			-3.2	
ΠĽ	input current	Other inputs	V _{CC} = MAX,	V = 0.4 V			-1.6			-1.6	mA
los	Short-circuit out	put current§	V _{CC} = MAX		-20		-57	-18	-18 -5		mA
ССН	Supply current,	all outputs high	V _{CC} = MAX,	See Note 3		59	85		59	94	mA
ICCL	Supply current,	all outputs low	V _{CC} = MAX,	See Note 4		63	91		63	101	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

\$Not more than one output should be shorted at a time.

NOTES: 3. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	ΜΑΧ	UNIT
fmax				25	32		MH
^t ΡŁΗ	CLK	220			23	35	ns
tPHL		RCO			23	35] "
tрĽН	CLK	Апу	$C_L = 15 pF$,		13	20	ns
^t PHL	(LOAD input high)	Q	$R_{L} = 400 \Omega,$		15	23] '''
^t PLH	CLK	Anγ	See Figures 1 and 2		17	25	ns
tPHL	(LOAD input low)	Q	and Note 5		19	29] 113
tPLH			-		11	16	
^t PHL	- ENT	RCO			11	16	- ns
tPHL	CLR	Any Q	7		26	38	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

¶f_{max} = Maximum clock frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output


NOTE 5: Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.




SN54LS160 THRU SN54LS163A, SN74LS160 THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 7)	. 7V
input voltage	. 7V
Operating free-air temperature range: SN54LS' Circuits	o 125°C
SN74LS' Circuits	to 70°C
Storage temperature range \cdot	o 150°C

NOTE 7: Voltage values are with respect to network ground terminal.

recommended operating conditions

				SN54LS	5'	:	SN74LS		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current				- 400			- 400	μA
IOL	Low-level output current		1		4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
tw(clock)	Width of clock pulse		25			25			ns
^t w(clear)	Width of clear pulse		20			20			ns
		Data inputs A, B, C, D	20			20			
		ENP or ENT	20			20			
	»	LOAD	20			20			ns
t _{su}	Setup time, (see Figures 1 and 2)	LOAD inactive state	20			20			115
			20			20			
		CLR inactive state	25			25			
th	Hold time at any input		3			3			ns
TA	Operating free-air temperature		55		125	0		70	°C

 \uparrow This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.



SN54LS160 THRU SN54LS163A, SN74LS160 THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

				ninionat		SN54LS	•		SN74LS	ř	
	PAR	AMETER	TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	түр‡	MAX	
VIH	High-level input v	oltage			2			2			V
VIL	Low-level input vo	oltage					0.7			0.8	V
VIK	Input clamp volta	ge	V _{CC} = MIN,	II = -18 mA			-1.5			-1.5	V
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5	3.4		2.7	3.4		v
Voi	OI Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
*0L	Environt output	Vortage	VIL = VIL max	1 _{OL} = 8 mA					0.35	0.5	
	1	Data or ENP					0.1			0.1	
	Input current	LOAD, CLK, or ENT	$V_{CC} = MAX, V_I = 1$	V. = 7.V			0.2			0.2	mA
1	at maximum	CLR ('LS160A, 'LS161A)	VCC = MAA,	v = / v			0.1			0.1	
	input voltage	CLR ('LS162A, 'LS163A)	1				0.2			0.2	
		Data or ENP					20			20	
	High-level	LOAD, CLK, or ENT	1				40			40]
ЧH	input current	CLR ('LS160A, 'LS161A)	V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μΑ
		CLR ('LS162A, 'LS163A)	4				40			40	1 ·
		Data or ENP					-0.4	1		-0.4	
	Low-level	LOAD, CLK, or ENT					-0.8			-0.8	
ΉL	input current	CLR ('LS160A, 'LS161A)	V _{CC} = MAX,	V _I = 0.4 V			-0.4			-0.4	mA
		CLR ('LS162A, 'LS163A)	1				-0.8			-0.8	
IOS	Short-circuit outp	out current §	V _{CC} = MAX		20		-100	-20		-100	mA
ICCH	Supply current, al	I outputs high	V _{CC} = MAX,	See Note 3		18	31		18	31	mA
ICCL	Supply current, al	loutputs low	V _{CC} = MAX,	See Note 4		19	32		19	32	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

\$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 3. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	UNIT
f _{max}				25	32		MHz
tPLH	01.14	RCO			20	35	ns
tPHL	- CLK	RCO	0 15-5		18	35	
tPLH	CLK	Any	$C_L = 15 pF$,		13	24	ns
tPHL	(LOAD input high)	Q	$R_L = 2 k Q,$		18	27	
tPLH	CLK	Any	See figures		13	24	ns
tPHL	(LOAD input low)	Q	1 and 2 and		18	27	
tPLH	• -	0.00	Note 8		9	14	ns
tPHL	ENT	RCO			9	14	
tPHL	CLR	Any Q	1		20	28	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

¶f_{max} = Maximum clock frequency

 $t_{PLH} = propagation delay time, low-to-high-level output.$

tpHL = propagation delay time, high-to-low-level output.


NOTE 8: Propagation delay for clearing is measured from the clear input for the 'LS160A and 'LS161A or from the clock transition for the 'LS162A and 'LS163A.




SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	· · · · · · · · · · · · · · · · · · ·
Input voltage	
Interemitter voltage (see Note 2)	
Operating free-air temperature range: SN54S162, SN54	S163 (see Note 10)
SN74S162, SN74	S163
Storage temperature range	

recommended operating conditions

			SN54S	162, SN	54\$163	SN74S	162, SN7	4\$163	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	GNT
Supply voltage, V _{CC}			4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH					- 1			1	mA
Low-level output current, IOL					20			20	mA
Clock frequency, fclock			0		40	0		40	MHz
Width of clock pulse, tw(clock) (high	or low)		10			10			ns
Width of clear pulse, tw(clear)			10			10			ns
wields		Data inputs, A, B, C, D	4			4			
		ENP or ENT	12			12]
		LOAD	14			14			ns
Setup time, t _{su} (see Figure 4)		CLR	14			14			
		LOAD inactive-state	12			12			
	•	CLR inactive-state	12			12			
Release time, trelease (see Figure 4)		ENP or ENT			4			4	ns
		Data inputs A, B, C, D	3			3			
Hold time, th (see Figure 4)		LOAD	0			0			ns
		CLR	0			0			<u> </u>
Operating free-air temperature, TA (see Note 1	0)	55		125	0		70	С

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

10. An SN54S162 or SN54S163 in the W package operating at free air temperatures above 91. C requires a heal sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 26° C/W.



SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	SN54S162 SN54S163			SN74S162 SN74S163			UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			v
VIL	Low-level input voltage						0.8	1		0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	1 ₁ = -18 mA	1		-1.2			-1.2	V
V _{ОН}	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		v
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	v
4	Input current at maximum	i input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1	1		1	mA
		CLK and data inputs		N 2 7 M		** *	50			50	
ίн	High-level input current	Other inputs	V _{CC} = MAX,	VI - 2.7 V	-10		200	-10		-200	μA
μ	Low-level input current	ENT Other inputs	V _{CC} = MAX,	V ₁ = 0.5 V			-4			4	mA
IOS	Short-circuit output currer		V _{CC} - MAX		-40		-100	40		100	mA
lcc	Supply current		V _{CC} = MAX		1	95	160		95	160	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC} 5 V, T_A 25 C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				40	70		MHz
тргн		-	1		14	25	
*PHL	CLK	RCO	С _L 15 рF,		17	25	ns
tPLH	CLK	Any Q	R _L = 280 Ω, See Figures 1, 3, and 4		8	15	ns
1PHL		Anya	See Figures 1, 3, and 4		10	15	
tPLH -			1		10	15	ns
tPHL	ENT	RCO			10	15	


 $f_{max} \equiv maximum clock frequency \\ t_{PLH} \equiv propagation delay time, low to high level output$

 $^{1}PHL \equiv propagation delay time, high to low level output$



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988



- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; for '160 thru '163, t_r \leq 10 ns, t_f \leq 10 ns; for 'LS160A thru 'LS163A t_r \leq 15 ns, t_f \leq 6 ns; and for 'S162, 'S163, t_r \leq 2.5 ns, t_f \leq 2.5 ns. Vary PRR to measure f_{max}.
 - B. Outputs Ω_D and carry are tested at t_{n+10} for '160, '162, 'LS160A, 'LS162A, and 'S162, and at t_{n+16} for '161, '163, 'LS161A, 'LS163A, and 'S163, where t_n is the bit time when all outputs are low.
 - C. For '160 thru '163, 'S162, and 'S163, V_{ref} = 1.5 V; for 'LS160A thru 'LS163A, V_{ref} = 1.3 V.

FIGURE 1-SWITCHING TIMES



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988





FIGURE 2-SWITCHING TIMES



SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \sim$ 2.5 ns, $t_f \approx$ 2.5 ns, PRR + 1 MHz, duty cycle \sim 50%, $Z_{out} \approx$ 50 Ω .

B. tpLH and tpLE from enable T input to carry output assume that the counter is at the maximum count (Q_A and Q_D high for (S162, all Q outputs high for (S163).




FIGURE 3-PROPAGATION DELAY TIMES FROM ENABLE T INPUT TO CARRY OUTPUT

VOLTAGE WAVEFORMS

NOTE A: The input pulses are supplied by generators having the following characteristics: $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns, PRR ≤ 1 MHz, dury cycle $\leq 50^{\circ}$, $Z_{out} \approx 50^{\circ}\Omega$.


FIGURE 4-PULSE WIDTHS, SETUP TIMES, HOLD TIMES, AND RELEASE TIME



SDLS060 - OCTOBER 1976 - REVISED MARCH 1988

TYPICAL APPLICATION DATA

This application demonstrates how the ripple mode carry circuit (Figure 1) and the carry-look-ahead circuit (Figure 2) can be used to implement a high-speed N-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A, or 'S163 will count in binary. When additional stages are added the f_{MAX} decreases in Figure 1, but remains unchanged in Figure 2.



N-BIT SYNCHRONOUS COUNTERS


 $f_{MAX} = 1/(CLK \text{ to RCO tp}_H) + (ENT \text{ to RCO tp}_H)(N-2) + (ENT t_{su})$

FIGURE 1



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

SDLS060 - OCTOBER 1976 - REVISED MARCH 1988



TYPICAL APPLICATION DATA

 $f_{MAX} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENP t_{su})$

FIGURE 2



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated