

# TMC2250A

FAIRCHILD

SEMICONDUCTOR

# Matrix Multiplier 12 x 10 bit, 50 MHz

# Features

- Four user-selectable filtering and transformation functions:
  - Triple dot product (3 x 3) matrix multiply
  - Cascadeable 9-tap systolic FIR filter
  - Cascadeable 3 x 3-pixel image convolver
  - Cascadeable 4 x 2-pixel image convolver
- 50 MHz (20ns) pipelined throughput
- 12-bit input and output data, 10-bit coefficients
- 6-bit cascade input and output ports in all filter modes
- Onboard coefficient storage, with three-cycle updating of all nine coefficients

# Description

The TMC2250A is a flexible high-performance nine-multiplier array VLSI circuit which can execute a cascadeable 9-tap FIR filter, a cascadeable  $4 \times 2$  or  $3 \times 3$ -pixel image convolution, or a  $3 \times 3$  color space conversion. All configurations offer throughput at up to the maximum guaranteed 50 MHz clock rate with 12-bit data and 10-bit coefficients. All inputs and outputs are registered on the rising edges of the clock.

The 3 x 3 matrix multiply or color conversion configuration can perform video standard conversion (YIQ or YUV to RGB, etc.) or three-dimensional perspective translation at real-time video rates.

The 9-tap FIR filter configuration, useful in Video, Telecommunications, and Signal Processing, features a 16-bit cascade input to allow construction of longer filters.

# **Applications**

- Image filtering and manipulation
- Video effects generation
- · Video standards conversion and encoding/decoding
- Three-dimensional image manipulation
- Medical image processing
- Edge detection for object recognition
- FIR filtering for communications systems

The cascadeable 3 x 3 and 4 x 2-pixel image convolver functions allow the user to perform numerous image processing functions, including static filters and edge detectors. The 16-bit cascade input port facilitates two-chip 50 MHz cubic convolution (4 x 4-pixel kernel).

The TMC2250A is fabricated in a sub-micron CMOS process and operates at clock speeds of up to 50 MHz over the full commercial (0°C to 70°C) temperature and supply voltage ranges. It is available in 120-pin Plastic Pin Grid Array (PPGA) packages, 120-lead Ceramic Pin Grid Array package (CPGA), 120-lead PQFP to PPGA package (MPGA) and 120-lead Plastic Quad FlatPack (PQFP). All input and output signals are TTL compatible.



# **Functional Description**

The TMC2250A is a nine-multiplier array with the internal bus structure and summing adders needed to implement a 3 x 3 matrix multiplier (triple dot product) a cascadeable 9-tap FIR filter, a 3 x 3-pixel convolver, or a 4 x 2-pixel convolver all in one monolithic circuit. With a 50MHz guaranteed maximum clock rate, this device offers video and imaging system designers a single-chip solution to numerous common image and signal-processing problems.

The three data input ports (A, B, C) accept 12-bit two's complement integer data, which is also the format for the output ports (X, Y, Z) in the matrix multiply mode (Mode 00). In the filter configurations (Modes 01, 10, and 11) the cascade ports assume 12-bit integer, 4-bit fractional two's complement data on both input and output. The coefficient input ports (KA, KB, KC) are always 10-bit two's complement fractional. Table 1 details the bit weighting of the input and output data in all configurations.

### **Operating Modes**

The TMC2250A can implement four different digital filter architectures. Upon selection of the desired function by the user (MODE<sub>1-0</sub>), the device reconfigures its internal data paths and input and output buses appropriately. The output ports (XC, YC and ZC) are configured in all filter modes a 16-bit Cascade In and Cascade Out ports so that multiple devices can be connected to build larger filters. These modes are described individually below. The I/O function configurations for all four modes are shown in Table 1.

### Definitions

The calculations performed by the TMC2250A in each mode are also shown below, utilizing the following notation:

### A(1), B(5), C(2), CASIN(3)

Indicates the data word presented to that input port during the specified clock rising edge(x). Applies to all input ports  $A_{11-0}$ ,  $B_{11-0}$ ,  $C_{11-0}$ , and  $CASIN_{15-0}$ .

### KA1(1), KB3(4)

Indicates coefficient data stored in the specified one of the nine onboard coefficient registers KA1 through KC3, as shown in the block diagram for that mode, input during or before the specified clock rising edge (x).

#### X(1), Y(4), Z(6), CASOUT (6)

Indicated data available at that output port  $t_{DO}$  after that specified clock rising edge (x). Applies to all output ports  $X_{11-0}$ ,  $Y_{11-0}$ ,  $Z_{11-0}$ , and CASOUT<sub>15-0</sub>.

### **Numeric Format**

Table 2 shows the binary weightings of the input and output ports of the TMC2250A. Although the internal sums of products could grow to 23 bits, in the matrix multiply mode (Mode 00) the outputs X, Y and Z are rounded to yield 12-bit integer words. Thus the output format is identical to the input data format. In the filter configurations (Modes 01, 10, and 11) the cascade output is always half-LSB rounded to 16 bits, specifically 12 integer bits and 4 fractional guard bits, with no overflow "headroom". The user is of course free to half-LSB round the output word to any size less than 16 bits by forcing a 1 into the bit position of the cascade input immediately below the desired LSB. In all modes, bit weighting is easily adjusted if desired by applying the same scaling correction factor to both input and output data words. If the coefficients are rescaled, the relative weightings of the CASIN and CASOUT ports will differ accordingly.

### **Data Overflow**

As shown in Table 2, the TMC2250A's matched input and output data formats accommodate 0dB (unity) gain. Therefore, the user must be aware of input conditions that could lead to numeric overflow. Maximum input data and coefficient word sizes must be taken into account with the specific algorithm performed to ensure that no overflow occurs.

Mode		Inputs						Output	Outputs			
woue	A <sub>11-0</sub>	B <sub>11-0</sub>	C <sub>11-0</sub>	KA <sub>9-0</sub>	KB <sub>9-0</sub>	KC9-0	XC <sub>11-0</sub>	YC <sub>11-8</sub>	Y <sub>7-4</sub>	YC3-0	ZC <sub>11-0</sub>	
00	A <sub>11-0</sub>	B <sub>11-0</sub>	C <sub>11-0</sub>	KA <sub>9-0</sub>	КВ <sub>9-0</sub>	KC9-0	X <sub>11-0</sub>	Y <sub>11-8</sub>	Y <sub>7-4</sub>	Y <sub>3-0</sub>	Z <sub>11-0</sub>	
01	A <sub>11-0</sub>	B <sub>11-0</sub>	NC	KA <sub>9-0</sub>	KB <sub>9-0</sub>	KC9-0	CASIN <sub>15-4</sub>	CASIN <sub>3-0</sub>	NC	CASOUT <sub>3-0</sub>	CASOUT <sub>15-4</sub>	
10	A <sub>11-0</sub>	B <sub>11-0</sub>	C <sub>11-0</sub>	KA <sub>9-0</sub>	КВ <sub>9-0</sub>	KC9-0	CASIN <sub>15-4</sub>	CASIN <sub>3-0</sub>	NC	CASOUT <sub>3-0</sub>	CASOUT <sub>15-4</sub>	
11	A <sub>11-0</sub>	B <sub>11-0</sub>	NC	KA <sub>9-0</sub>	KB <sub>9-0</sub>	KC9-0	CASIN <sub>15-4</sub>	CASIN <sub>3-0</sub>	NC	CASOUT <sub>3-0</sub>	CASOUT <sub>15-4</sub>	

#### Table 1. Data Port Formatting by Mode


Table 2. Bit Weightings for Input and Output Data Words

Bit Weights	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	. 2	2-1	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>
Inputs																						
All Modes Data A, B, C	-l <sub>11</sub>	I <sub>10</sub>	l <sub>9</sub>	۱ <sub>8</sub>	Ι <sub>7</sub>	1 <sub>6</sub>	۱ <sub>5</sub>	I <sub>4</sub>	l <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>										
Coefficients KA, KB, KC												-K <sub>9</sub>	. I	K <sub>8</sub>	К <sub>7</sub>	К <sub>6</sub>	К <sub>5</sub>	K <sub>4</sub>	K <sub>3</sub>	K <sub>2</sub>	K <sub>1</sub>	K <sub>0</sub>
Modes 01, 10, 11 CASIN	-CI <sub>15</sub>	CI <sub>14</sub>	CI <sub>13</sub>	CI <sub>12</sub>	CI <sub>11</sub>	CI <sub>10</sub>	Cl <sub>9</sub>	Cl <sub>8</sub>	Cl <sub>7</sub>	Cl <sub>6</sub>	$CI_5$	Cl <sub>4</sub>	. (	CI <sub>3</sub>	Cl <sub>2</sub>	CI <sub>1</sub>	CI <sub>0</sub>					
Internal Sum	X <sub>20</sub>	X <sub>19</sub>	X <sub>18</sub>	X <sub>17</sub>	X <sub>16</sub>	X <sub>15</sub>	X <sub>14</sub>	X <sub>13</sub>	X <sub>12</sub>	X <sub>11</sub>	X <sub>10</sub>	X <sub>9</sub>	. )	X <sub>8</sub>	$X_7$	$X_6$	$X_5$	$X_4$	X <sub>3</sub>	$X_2$	X <sub>1</sub>	X <sub>0</sub>
Outputs																						
Mode 00 X, Y, Z	-O <sub>11</sub>	0 <sub>10</sub>	0 <sub>9</sub>	0 <sub>8</sub>	0 <sub>7</sub>	0 <sub>6</sub>	0 <sub>5</sub>	O <sub>4</sub>	O <sub>3</sub>	0 <sub>2</sub>	0 <sub>1</sub>	O <sub>0</sub>										
Modes 01,	-	$CO_1$	$CO_1$	$CO_1$	$CO_1$	$CO_1$	со	со	со	со	со	$CO_4$	. (	CO	со	со	со					
10, 11 CASOUT	CO <sub>15</sub>	4	3	2	1	0	9	8	7	6	5			3	2	1	0					

Note: A minus sign indicates a two's complement sign bit.

# **Pin Assignments**


# 120 Pin Plastic Quad Flat Pack (MQFP), KE Package



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	XC6	31	ZC6	61	KA1	91	B5
2	XC5	32	ZC7	62	KA2	92	B6
3	XC4	33	ZC8	63	KA3	93	B7
4	XC3	34	GND	64	KA4	94	B8
5	XC <sub>2</sub>	35	ZC9	65	KA5	95	Bg
6	XC1	36	ZC10	66	KA6	96	B10
7	XC0	37	ZC11	67	KA7	97	B11
8	GND	38	KC0	68	KA8	98	C <sub>0</sub>
9	YC11	39	KC1	69	KA9	99	C1
10	YC10	40	KC2	70	CWE1	100	C2
11	YC9	41	KC3	71	CWE0	101	C <sub>3</sub>
12	VDD	42	GND	72	GND	102	VDD
13	YC8	43	KC4	73	A <sub>0</sub>	103	C4
14	Y7	44	KC5	74	A1	104	C5
15	Y <sub>6</sub>	45	KC6	75	A2	105	C <sub>6</sub>
16	GND	46	VDD	76	A3	106	GND
17	Y5	47	KC7	77	A4	107	C7
18	Y4	48	KC8	78	A5	108	C8
19	YC0	49	KC9	79	A <sub>6</sub>	109	C9
20	VDD	50	KB0	80	A7	110	C10
21	YC1	51	KB1	81	A8	111	C11
22	YC <sub>2</sub>	52	KB <sub>2</sub>	82	A9	112	MODE1
23	YC3	53	KB3	83	A10	113	MODE <sub>0</sub>
24	GND	54	KB4	84	A11	114	GND
25	ZC0	55	KB5	85	B0	115	XC11
26	ZC1	56	KB <sub>6</sub>	86	B <sub>1</sub>	116	XC <sub>10</sub>
27	ZC2	57	KB7	87	B <sub>2</sub>	117	XC9
28	ZC3	58	KB8	88	CLK	118	VDD
29	ZC4	59	KB9	89	B3	119	XC8
30	ZC5	60	KA0	90	B4	120	XC7

# Pin Assignments (continued)

120 Pin Plastic Pin Grid Array, H5 Package and 120 Pin Ceramic Pin Grid Array, G1 Package and 120 Pin Plastic Quad Flatpack to 120-Pin Pin Grid Array (MPGA)



Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	XC7	C5	GND	G11	A <sub>3</sub>	L10	KB8
A2	XC9	C6	C10	G12	A <sub>2</sub>	L11	KA1
A3	XC <sub>10</sub>	C7	GND	G13	A3	L12	KA5
A4	MODE <sub>0</sub>	C8	VDD	H1	Y4	L13	KA6
A5	C <sub>11</sub>	C9	C <sub>0</sub>	H2	YC0	M1	ZC2
A6	C <sub>8</sub>	C10	B8	H3	VDD	M2	ZC7
A7	C <sub>7</sub>	C11	B5	H11	GND	M3	ZC9
A8	C5	C12	Вз	H12	A <sub>0</sub>	M4	ZC11
A9	C3	C13	B <sub>1</sub>	H13	A <sub>1</sub>	M5	KC <sub>2</sub>
A10	C <sub>1</sub>	D1	YC11	J1	YC1	M6	KC4
A11	B <sub>10</sub>	D2	XC0	J2	YC <sub>2</sub>	M7	KC <sub>6</sub>
A12	B7	D3	XC0	J3	GND	M8	KC9
A13	B <sub>4</sub>	D11	CLK	J11	KA8	M9	KB <sub>2</sub>
B1	XC <sub>4</sub>	D12	B <sub>0</sub>	J12	CWE1	M10	KB5
B2	XC <sub>5</sub>	D13	A10	J13	CWE0	M11	KB9
B3	XC <sub>8</sub>	E1	YC9	K1	YC3	M12	KA <sub>2</sub>
B4	XC <sub>11</sub>	E2	YC10	K2	ZC0	M13	KA3
B5	MODE <sub>1</sub>	E3	GND	K3	ZC3	N1	ZC5
B6	C9	E11	A11	K11	KA4	N2	ZC8
B7	C <sub>6</sub>	E12	A9	K12	KA7	N3	ZC10
B8	C4	E13	A8	K13	KA9	N4	KC1
B9	C <sub>2</sub>	F1	Y7	L1	ZC1	N5	KC3
B10	B <sub>11</sub>	F2	YC8	L2	ZC4	N6	KC5
B11	Bg	F3	VDD	L3	ZC <sub>6</sub>	N7	KC7
B12	B <sub>6</sub>	F11	A7	L4	GND	N8	KC8
B13	B <sub>2</sub>	F12	A <sub>6</sub>	L5	KC0	N9	KB1
C1	XC <sub>1</sub>	F13	A5	L6	GND	N10	KB3
C2	XC <sub>2</sub>	G1	Y5	L7	VDD	N11	KB6
C3	XC <sub>6</sub>	G2	Y6	L8	KB0	N12	KB7
C4	V <sub>DD</sub>	G3	GND	L9	KB4	N13	KA <sub>0</sub>

# **Pin Descriptions**

	Pin Nu	ımber		
Pin Name	CPGA/PPGA/ MPGA	MQFP	Function	Pin Description
Power	ļ			
V <sub>DD</sub>	F3, H3, L7, C8, C4	12, 20, 46, 102, 118	Supply Voltage	The TMC2250A operates from a single +5V supply. All pins must be connected.
GND	E3, G3, J3, L4, L6, H11, C7, C5	8, 16, 24, 34, 42, 72, 106, 114	Ground	The TMC2250A operates from a single +5V supply. All pins must be connected.
Clock				
CLK	D11	88	System Clock	The TMC2250A operates from a single system clock input. All timing specifications are referenced to the rising edge of clock.
Controls				
MODE <sub>1,0</sub>	B4, A4	112, 113	Mode Control	The TMC2250A will switch to the configuration selected by the user (as shown in Table 3) on the next clock. This registered control is usually static; however, should the user wish to switch between modes, the internal pipeline latencies of the device must be taken into account. Valid data will not be available at the outputs in the new configuration until enough clocks in the new mode have passed to flush the internal registers.
CWE <sub>1,0</sub>	J12, J13	70, 71	Coefficient Write Enable	Data presented to the coefficient input ports (KA, KB, and KC) will update three of the internal coefficient storage registers, as indicated by the simultaneous Coefficient Write Enable select, on the next clock. See Table 4 and the Functional Block Diagram.
Input/Out	put	•		
A <sub>11-0</sub>		84, 83, 82, 81, 80, 79, 78, 77, 76, 75, 74, 73	Data Input A	Data presented to the 12-bit registered data input ports A, B, and C are latched into the multiplier input registers for the currently selected configuration (Table 3). In all modes except Mode 00, new data are internally right-shifted to the next filter tap on each
B <sub>11-0</sub>	B10, A11, B11,   97, 96, 95, 94,   Data Input B   risir     C10, A12, B12,   93, 92, 91, 90,   Data Input B   risir     C11, A13,   89, 87, 86, 85   C12, B13,   C13, D12   C13, D12		Data Input B	rising edge of CLK.
C <sub>11-0</sub>	A5, C6, B6, A6, A7, B7, A8, B8, A9, B9, A10, C9	111, 110, 109, 108, 107, 105, 104, 103, 101, 100, 99, 98	Data Input C	

# Pin Descriptions (continued)

	Pin Nu	ımber						
Pin Name	CPGA/PPGA/ MPGA	MQFP	Function	Pin Description				
КА <sub>9-0</sub>	K13, J11, K12, L13, L12, K11, M13, M12, L11, N13	69, 68, 67, 66, 65, 64, 63, 62, 61, 60	Coefficient Input A1, A2, A3	Data presented to the 10-bit registered coefficient input ports KA, KB and KC are latched three at a time into the internal coefficient storage register set indicated by the Coefficient Write Enable CWE <sub>1,0</sub> on				
КВ <sub>9-0</sub>	M11, L10, N12, N11, M10, L9, N10, M9, N9, L8	59, 58, 57, 56, 55, 54, 53, 52, 51, 50	Coefficient Input B1, B2, B3	the next clock, as shown in Table 4.				
КС <sub>9-0</sub>	M8, N8, N7,49, 48, 47, 45,M7, N6, M6,44, 43, 41, 40,N5, M5, N4, L539, 38		Coefficient Input B1, B2, B3					
XC <sub>11-0</sub>			CASIN <sub>15-4</sub> / Output X	In all modes except Mode 00, the x port and four bits of the Y output port are reconfigured as the 16-bit registered Cascade Input port CASIN <sub>15-0</sub> . Data presented to this input will be added to the weighted				
YC <sub>11-8</sub>	D1, E2, E1, F2	9, 10, 11, 13	CASIN <sub>3-0</sub> / Output Y <sub>11-0</sub>	sums of the data words which were presented to the input ports (A, B and C). In the matrix multiply mode, data are available at the				
Y <sub>7-4</sub>	F1, G2, G1, H1	14, 15, 17, 18	Output <sub>7-4</sub> only	12-bit registered output ports X, Y AND Z t <sub>DO</sub> after				
YC <sub>3-0</sub>	K1, J2, J1, H2	23, 22, 21, 19	CASOUT <sub>3-0</sub> / Output Y <sub>3-0</sub>	every clock. These ports are reconfigured in the filtering modes as 16-bit Cascade Input and Output				
ZC <sub>11-0</sub>	M4, N3, M3, N2, M2, L3, N1, L2, K3, M1, L1, K2	Output       M3,     37, 36, 35, 33,     CASO       L3,     32, 31, 30, 29,     Output       K3,     28, 27, 26, 25     Output		ports.CASOUT <sub>15-0</sub> In all modes except Mode 00, the Z port and four bits of the Y output port are reconfigured as the 16-bit registered Cascade Output port CASOUT <sub>15-0</sub> .				

### Notes:

1. The output ports X, Y, Z and CASOUT, and input port CASIN are internally reconfigured by the device as required for each mode of the device. The multiple-function pins have names which are combinations of these titles, as appropriate.

The output drivers on pins XC<sub>11-0</sub> and YC<sub>11-8</sub> are not necessarily disabled until after the first rising edge of CLK following power-up. If these pins are to be tied to other output drivers, to each other, or to ground or V<sub>DD</sub>, the user should ensure that a clock pulse arrives within a few seconds of power-up, to avoid bus contention.

Table 3. Configuration Mode Word

MODE <sub>1,0</sub>	Configuration Mode
00	3 x 3 Matrix Multiply
01	9-Tap One Dimensional FIR
10	3 x 3 -Pixel Convolver
11	4 x 2 -Pixel Convolver

### Table 4. Coefficient Write Enable Word

CWE <sub>1,0</sub>	Coefficient Set Selected
00	Hold all registers
01	Update KA1, KB1, KC1
10	Update KA2, KB2, KC2
11	Update KA3, KB3, KC3

### **Table 5. Coefficient Input Ports**

Input Port	Registers Available
KA	KA1, KA2, KA3
KB	KB1, KB2, KB3
KC	KC1, KC2, KC3

### 3 x 3 Matrix Multiplier (Mode 00)

This mode utilizes all six input and output ports in the basic configuration to realize a "triple dot product", in which each output is the sum of all three input words in that column multiplied by the appropriate stored coefficients. The three corresponding sums of products are available at the outputs five clock cycles after the input data are latched, and three new data words half-LSB rounded to 12 bits are then available every clock cycle.

X(5)=A(1)KA1(1)+B(1)KB1(1)+C(1)KC1(1)

Y(5)=A(1)KA2(1)+B(1)KB2(1)+C(1)KC2(1)

Z(5)=A(1)KA3(1)+B(1)KB3(1)+C(1)KC3(1)




Figure 1. 3 x 3 Matrix Multiplier Impulse Response (Mode 00)




Figure 2. 3 x 3 Matrix Multiplier Configuration (Mode 00)

The architecture for this configuration is shown in Figure 4. The user loads the desired coefficient set, presents input data to ports A and B simultaneously (most applications will wire the A and B inputs together), and receives the resulting 9sample response, half-LSB rounded to 16 bits, 5 to 13 clock cycles later. A new output data word is available every clock cycle.

The figure shows that the input data are automatically rightshifted by one position through the row of multiplier input registers on every clock in anticipation of a new input data word.  $\begin{array}{l} {\sf CASOUT(13) =} \\ {\sf A}(9){\sf KA3}(9){\sf +A}(8){\sf KA2}(8){\sf +A}(7){\sf KA1}(7) \\ {\sf +B}(6){\sf KB3}(9){\sf +B}(5){\sf KB2}(8){\sf +B}(4){\sf KB1}(7) \\ {\sf +B}(3){\sf KC3}(9){\sf +B}(2){\sf KC2}(8){\sf +B}(1){\sf KC1}(7) \\ {\sf +CASIN}(10) \end{array}$ 

Latency: Impulse in to center of 9-tap response =9 registers. Cascade In to Cascade Out=4 registers.




Figure 3. 9-Tap FIR Filter Impulse Response (Mode 01)




Figure 4. 9-Tap FIR Filter Configuration (Mode 01)

# 3 x 3 Pixel Convolver (Mode 10)

This filter configuration accepts a 3 pixel-square neighborhood, side-loaded three pixels at a time through input ports A, B and C, and multiplies the 9 most recent pixel values by the coefficient set currently stored in the registers. These products are summed with the data presented to the cascade input, and a new 3-cycle impulse response, rounded to 16 bits, is available at the output port 5 to 7 clocks later, with a new output available on every clock cycle.

The input pixel data are automatically shifted one location to the right through the three rows of multiplier input registers on every clock in anticipation of three new input data words, effectively sliding the convolutional window over one column in an image plane.

#### CASOUT(7)=

A(3)KA3(3)+A(2)KA2(2)+A(1)KA1(1)

+B(3)KB3(3)+B(2)KB2(2)+B(1)KB1(1)

+C(3)KC3(3)+C(2)KC2(2)+C(1)KC1(1) +CASIN(4)

Latency: Impulse in to center of 3-tap response = 6 registers. Cascade In to Cascade Out=4 registers.




Figure 5. 3 x 3-Pixel Convolver Impulse Response (Mode 10)




Figure 6. 3 x 3-Pixel Convolver Configuration (Mode 10)

### 4 x 2-Pixel Cascadeable Convolver (Mode 11)

Similar to Mode 10, the 4 x 2 -Pixel convolver allows the use to perform full-speed cubic convolution with only two TMC2250A devices and the TMC2111A Pipeline Delay Register to synchronize the cascade ports (see the Applications Discussion section).

Pixel data are side-loaded into ports A and B, multiplied by the onboard coefficients, summed with the cascade input, and half-LSB rounded to 16 bits. The four-cycle impulse response emerges at the cascade output port 5 to 8 clock cycles later. A new output word is available on every clock cycle. Note that Multiplier KC2 is not used in this mode and that its stored coefficient is ignored. As shown below, the column of input pixel data is automatically shifted one location to the right through the two rows of multiplier input registers on every clock in anticipation of two new input data words, effectively sliding the convolutional window over one column in an image plane.

CASOUT(8)=

A(4)KA3(4)+A(3)KA2(3)+A(2)KA1(2)

+A(1)KB3(4)+B(4)KB3(4)+B(3)KB2(3)

+B(2)KB1(2)+B(1)KC1(2)+CASIN(5)




Figure 7. 4 x 2-Pixel Convolver Impulse Response (Mode 11)







Figure 8. 4 x 2-Pixel Convolver Configuration (Mode 11)










Figure 10. Equivalent Digital Input Circuit



# Absolute Maximum Ratings (beyond which the device may be damaged)1

Parameter	Min	Тур	Max	Unit
Supply Voltage	-0.5		7.0	V
Input Voltage	-0.5		V <sub>DD</sub> + 0.5	V
Applied Voltage <sup>2</sup>	-0.5		V <sub>DD</sub> + 0.5	V
Externally Forced Current <sup>3,4</sup>	-3.0		6.0	mA
Short Circuit Duration (single output in HIGH state to ground)			1	sec
Operating, Ambient Temperature	-20		110	°C
Junction Temperature			140	°C
Storage Temperature	-65		150	°C
Lead Soldering Temperature (10 seconds)			300	°C

#### Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.

4. Current is specified as conventional current flowing into the device.

# **Operating Conditions**

Param	eter		Min	Nom	Max	Units
V <sub>DD</sub>	Power Supply Voltage		4.75	5.0	5.25	V
f <sub>CLK</sub>	Clock Frequency	TMC2250A			30	MHz
		TMC2250A-2			40	MHz
		TMC2250A-3			50	MHz
t <sub>PWH</sub>	CLK pulse width, HIGH		6			ns
t <sub>PWL</sub>	CLK pulse width, LOW		8			ns
t <sub>S</sub>	Input Data Setup Time		6			ns
t <sub>H</sub>	Input Data Hold Time		2			ns
VIH	Input Voltage, Logic HIGH		2.0			V
VIL	Input Voltage, Logic LOW				0.8	V
I <sub>ОН</sub>	Output Current, Logic HIGH				-2.0	mA
I <sub>OL</sub>	Output Current, Logic LOW				4.0	mA
Τ <sub>Α</sub>	Ambient Temperature, Still Air		0		70	°C

# **Electrical Characteristics**

Param	neter	Conditions	Min	Тур	Max	Units
I <sub>DD</sub>	Total Power Supply	$V_{DD} = Max, C_{LOAD} = 25pF, f_{CLK} = Max$				
	Current	TMC2250A			125	mA
		TMC2250A-2			140	mA
		TMC2250A-3			155	mA
I <sub>DDU</sub>	Power Supply Current,	$V_{DD} = Max, \overline{OE} = HIGH, f_{CLK} = Max$				
	Unloaded	TMC2250A			120	mA
		TMC2250A-2			135	mA
		TMC2250A-3			150	mA
I <sub>DDQ</sub>	Power Supply Current, Quiescent	V <sub>DD</sub> = Max, CLK = LOW			12	mA
C <sub>PIN</sub>	I/O Pin Capacitance			5		pF
I <sub>IH</sub>	Input Current, HIGH <sup>1</sup>	$V_{DD} = Max, V_{IN} = V_{DD}$			±5	μA
I <sub>IL</sub>	Input Current, LOW <sup>1</sup>	$V_{DD} = Max, V_{IN} = 0 V$			±5	μA
I <sub>OZH</sub>	Hi-Z Output Leakage Current, Output HIGH <sup>2</sup>	$V_{DD} = Max, V_{IN} = V_{DD}$			±10	μA
I <sub>OZL</sub>	Hi-Z Output Leakage Current, Output LOW <sup>2</sup>	$V_{DD} = Max, V_{IN} = 0 V$			±10	μA
I <sub>OS</sub>	Short-Circuit Current		-20		-80	mA
V <sub>OH</sub>	Output Voltage, HIGH	I <sub>OH</sub> = Max, V <sub>DD</sub> = Min	2.4			V
V <sub>OL</sub>	Output Voltage, LOW	I <sub>OL</sub> = Max, V <sub>DD</sub> = Min			0.4	V

Notes:

Except pins XC<sub>11-0</sub>, YC<sub>11-8</sub>.
Pins XC<sub>11-0</sub>, YC<sub>11-8</sub>.

# **Switching Characteristics**

Parameter		Conditions Mi		Тур	Max	Units
t <sub>DO</sub>	Output Delay Time	C <sub>LOAD</sub> = 25 pF			15	ns
t <sub>HO</sub>	Output Hold Time	C <sub>LOAD</sub> = 25 pF	3			ns

### **Application Notes**

### **Performing Large-Kernel Pixel Interpolation**

The Cascade Input and Output Ports of the TMC2250A allow the user to stack multiple devices to perform larger interpolation kernels with no decrease in pixel throughput. Figure 12 illustrates a basic application utilizing Mode 11 to realize a 4 x 4-pixel kernel, also called Cubic Convolution. This example utilizes the TMC2011A Variable-Length Shift Register to compensate for the internal latency of each TMC2250A. Alternatively, some applications may utilize RAM, FIFO's, or other methods to store multiple-line pixel data. In these cases the user may compensate for latency by simply offsetting the access sequencing of the storage devices.




Figure 12. Figure 12. Performing Cubic Convolution with Two TMC2250A's

### **Related Products**


- TMC2301 Image Resampling Sequencer
- TMC2302A Image Manipulation Sequencer
- TMC2249A Video Mixer
- TMC2242B Half-Band Filter


### 120-Lead CPGA Package

Symbol	Inches		Millin	Notes		
Symbol	Min.	Min. Max.		Max.	Notes	
A	.080	.160	2.03	4.06		
A1	.040	.060	1.01	1.53		
A2	.125 .215		3.17	5.46		
øВ	.016	.020	0.40	0.51	2	
øB2	.050	NOM.	1.27	2		
D	1.340	1.380	33.27	35.05	SQ	
D1	1.200 BSC		30.48 BSC			
е	.100 BSC		2.54 BSC			
L	.110	.145	2.79	3.68		
L1	.170	.190	4.31	4.83		
М	1	3	13		3	
Ν	120		120		4	
Р	.003 —		.076	_		

#### Notes:

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.





Pin 1 Identifier

### 120-Lead PPGA Package

Symbol	Inches		Millim	Notes		
Symbol	Min.	Min. Max.		Max.	Notes	
Α	.080	.160	2.03	4.06		
A1	.040	.060	1.01	1.53		
A2	.125 .215		3.17	5.46		
øB	.016	.020	0.40	0.51	2	
øB2	.050	NOM.	1.27 NOM.		2	
D	1.340	1.380	33.27	35.05	SQ	
D1	1.200	BSC	30.48 BSC			
е	.100 BSC		2.54 BSC			
L	.110	.145	2.79	3.68		
L1	.170	.190	4.31	4.83		
М	1	3	13		3	
Ν	120		120		4	
Р	.003 —		.076	_		


#### Notes:


- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.

A

⊾ Ь

- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.






Pin 1 Identifier


### 120-Lead Metric Quad Flat Package to Pin Grid Array Package (MPGA)


Symbol	Inches		Millin	Notes		
Symbol	Min.	Max.	Min.	Max.	Notes	
А	.309	.311	7.85	7.90		
A1	.145	.155	3.68	3.94		
A2	.080 .090		2.03	2.29		
A3	.050	TYP.	1.27			
øВ	.016	.016 .020		0.51	2	
øB2	.050 NOM.		1.27 NOM.		2	
D	1.355 1.365		34.42	34.67	SQ	
D1	1.200 BSC		30.48 BSC			
е	.100 BSC		2.54 BSC			
L	.175	.185	4.45	4.70		
М	13		13		3	
Ν	12	20	120		4	

#### Notes:

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.








Pin 1 Identifier

### 120-Lead MQFP Package

Symbol	Inches		Millim	Notes		
Symbol	Min. Max.		Min.	Max.	Notes	
Α	_	.154	_	3.92		
A1	.010	_	.25	—		
A2	.125 .144		3.17	3.67		
В	.012	.018	.30	.45	3, 5	
С	.005	.009	.13	.23	5	
D/E	1.219	1.238	30.95	31.45		
D1/E1	1.098	1.106	27.90	28.10		
е	.0315 BSC		.80 BSC			
L	.026	.037	.65	.95	4	
N	120		120			
ND	30		30			
α	<b>0</b> °	<b>7</b> °	<b>0</b> °	<b>7</b> °		
CCC	ccc <u> </u>		_	.10		

### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling dimension is millimeters.
- 3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "B" & "C" includes lead finish thickness.



# **Ordering Information**

Product Number	Temperature Range	Speed Grade	Screening	Package	Package Marking
TMC2250AG1C	0°C to 70°C	30 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2250AG1C
TMC2250AG1C2	0°C to 70°C	40 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2250AG1C2
TMC2250AG1C3	0°C to 70°C	50 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2250AG1C3
TMC2250AH5C	0°C to 70°C	30 MHz	Commercial	120 Pin Plastic Pin Grid Array	2250AH5C
TMC2250AH5C2	0°C to 70°C	40 MHz	Commercial	120 Pin Plastic Pin Grid Array	2250AH5C2
TMC2250AH5C3	0°C to 70°C	50 MHz	Commercial	120 Pin Plastic Pin Grid Array	2250AH5C3
TMC2250AH6C	0°C to 70°C	30 MHz	Commercial	120 Lead Metric Quad Flatpack to Pin Grid Array	N/A
TMC2250AH6C2	0°C to 70°C	40 MHz	Commercial	120 Lead Metric Quad Flatpack to Pin Grid Array	N/A
TMC2250AH6C3	0°C to 70°C	50 MHz	Commercial	120 Lead Metric Quad Flatpack to Pin Grid Array	N/A
TMC2250AKEC	0°C to 70°C	30 MHz	Commercial	120 Lead Plastic Quad Flatpack	2250AKEC
TMC2250AKEC2	0°C to 70°C	40 MHz	Commercial	120 Lead Plastic Quad Flatpack	2250AKEC2
TMC2250AKEC3	0°C to 70°C	50 MHz	Commercial	120 Lead Plastic Quad Flatpack	2250AKEC3

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.