74VHCT240A Octal Buffer/Line Driver with 3-STATE Outputs

74VHCT240A Octal Buffer/Line Driver with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The VHCT240A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT240A is an inverting 3-STATE buffer having two active-LOW output enables. This device is designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/receivers.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. Note 1: Outputs in OFF-State

Features


- High Speed: $t_{PD} = 5.6 \text{ ns} (typ) \text{ at } V_{CC} = 5V$
- Power down protection is provided on inputs and outputs
- **I** Low power dissipation: $I_{CC} = 4 \ \mu A \ (max) @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT240

Ordering Code:


Order Number	Package Number	Package Description
74VHCT240AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT240ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT240AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT240AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable
I ₀ –I ₇	Inputs
$\overline{O}_0 - \overline{O}_7$	Outputs 3-STATE Outputs

74VHCT240A

Truth Tables

Inp	uts	Outputs					
OE ₁	I _n	(Pins 12, 14, 16, 18)					
L	L	Н					
L	Н	L					
Н	Х	Z					
Inp	uts	Outputs					
OE ₁	I _n	(Pins 3, 5, 7, 9)					
OE ₁ L	I _n L	(Pins 3, 5, 7, 9) H					
OE ₁ L	In L H						

H - HIGH Voltage Level L - LOW Voltage Level X - Immaterial Z - High Impedance

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	
(Note 3)	–0.5V to V_{CC} + 0.5V
(Note 4)	-0.5V to +7.0V
Input Diode Current (IIK)	–20 mA
Output Diode Current (I _{OK}) (Note 5)	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V _{CC})	4.5V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 3)	0V to V _{CC}
(Note 4)	0V to +5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = OV$.

Note 5: $V_{OUT} < GND, \, V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc} (V)	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
			Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		v		
V _{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	v		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$	
	Output Voltage	4.5	3.94			3.80		V	or V_{IL} $I_{OH} = -8 \text{ mA}$	
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$	
	Output Voltage	4.5			0.36		0.44	V	or V _{IL} I _{OL} = 8 mA	
l _{oz}	3-STATE Output	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$	
	Off-State Current				±0.25		±∠.5		$V_{OUT} = V_{CC}$ or GND	
I _{IN}	Input Leakage	0–5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V \text{ or GND}$	
	Current									
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	
	Current							•		
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		0.0					1.00		Other Input = V_{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μA	$V_{OUT} = 5.5V$	
	(Power Down State)	0.0			0.0		0.0	pure		


Symbol	Parameter	v _{cc}	TA =	= 25°C	Units	Conditions		
Cymbol	i urumotor	(V)	Тур	Limits	onno			
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.9	1.1	V	C _L = 50 pF		
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.9	-1.1	V	C _L = 50 pF		
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF		
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF		
Note 7: Par	Note 7: Parameter guaranteed by design.							


AC Electrical Characteristics


Symbol	Parameter Propagation Delay	V _{cc}	$T_A = 25^{\circ}C$			$T_A = -40^\circ$	C to +85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
t _{PLH}		E 0 + 0 E		5.6	7.8	1.0	9.0	20		C _L = 15 pl
t _{PHL}	Time	5.0 ± 0.5		6.1	8.8	1.0	10.0	ns		$C_L = 50 \text{ pl}$
t _{PZL}	3-STATE Output	5.0±0.5		6.5	10.4	1.0	12.5	ns	$R_L = 1 \ k\Omega$	C _L = 15 pl
t _{PZH}	Enable Time	5.0 ± 0.5		7.3	11.4	1.0	13.5	ns		$C_L = 50 \text{ pl}$
t _{PLZ}	3-STATE Output	5.0±0.5		7.0	11.4	1.0	13.0	ns	$R_L = 1 \ k\Omega$	C _L = 50 pl
t _{PHZ}	Disable Time	5.0 ± 0.5		7.0	11.4	1.0	15.0	115		
t _{OSLH}	Output to	5.0 ± 0.5			1.0	1.0	1.0	ns	(Note 8)	
t _{OSHL}	Output Skew	5.0 ± 0.5			1.0		1.0	115		
CIN	Input			4	10		10	pF	V _{CC} = Oper	i I
	Capacitance			4	10		10	рі		
C _{OUT}	Output			9				pF	$V_{CC} = 5.0V$	
	Capacitance			9				μr		
C _{PD}	Power Dissipation			19		1		ъĘ	(Note 9)	
	Capacitance			19				pF		

Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$; $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.







Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com