

# 3.3V CMOS 12-BIT TRI-PORT BUS EXCHANGER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

## IDT74LVCH16260A

## **FEATURES:**

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
   > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

#### Drive Features for LVCH16260A:

- High Output Drivers: ±24mA
- Reduced system switching noise

## **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

## **DESCRIPTION:**

The LVCH16260A tri-port bus exchanger is built using advanced dual metal CMOS technology. The LVCH16260A is a high-speed 12-bit latched

bus multiplexer/transceiver for use in high-speed microprocessor applications. This bus exchanger supports memory interleaving with latched outputs on the B ports and address multiplexing with latched inputs on the B ports.


The LVCH16260A tri-port bus exchanger has three 12-bit ports. Data may be transferred between the A port and either/both of the B ports. The latch enable (LE1B, LE2B, LEA1B and LEA2B) inputs control data storage. When a latch-enable input is high, the latch is transparent. When a latch-enable input is low, the data at the input is latched and remains latched until the latch enable input is returned high. Independent output enables  $(\overline{OE1B})$  and  $\overline{OE2B}$  allow reading from one port while writing to the other port.

All pins of the 12-bit Bus Exchanger can be driven from either 3.3V or 5V devices. This feature allows the use of the device as a translator in a mixed 3.3V/5V supply system.

The LVCH16260A has been designed with a  $\pm 24$ mA output driver. The driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16260A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

# **Functional Block Diagram**



# **PIN CONFIGURATION**

Ī		_ ,		]
OEA	1		56	OE2B
LE1B	2		55	LEA2B
2B <sub>3</sub>	3		54	2B4
GND	4		53	GND
2B <sub>2</sub>	5		52	2B5
2B1	6		51	2B6
Vcc	7		50	Vcc
A1	8		49	2B7
A2	9		48	2B8
Аз	10		47	2B9
GND	11		46	GND
A4	12		45	2B10
A5	13	SO56-1	44	2B <sub>11</sub>
A6	14	SO56-2	43	2B12
A7	15	SO56-3	42	1B12
Ав	16		41	1B11
A9	17		40	1B10
GND	18		39	GND
A10	19		38	1B9
A11	20		37	1B8
A12	21		36	1B7
Vcc	22		35	Vcc
1B1	23		34	1B <sub>6</sub>
1B <sub>2</sub>	24		33	1B5
GND	25		32	GND
1Вз 🔃	26		31	1B4
LE2B	27		30	LEA1B
SEL	28		29	OE1B

SSOP/TSSOP/TVSOP **TOP VIEW** 

## **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
VTERM(3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	٧
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lıĸ	Continuous Clamp Current,	- 50	mA
Іок	$V_1 < 0$ or $V_0 < 0$		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		IVC Link

LVC Link

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

# **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

LVC Link

### NOTE:

1. As applicable to the device type.

# **FUNCTION TABLES (1)**

		Outputs				
1Bx	2Bx	SEL	LE1B	LE2B	OEA	Ах
Н	Χ	Н	Н	Χ	L	Н
L	Χ	Н	Н	Χ	L	L
Х	Х	Н	L	Χ	L	A <sub>0</sub> <sup>(2)</sup>
Х	Н	L	Χ	Н	L	Н
Х	L	L	Χ	Н	L	L
Х	Χ	L	Χ	L	L	A <sub>0</sub> <sup>(2)</sup>
Х	Χ	Х	Χ	Χ	Н	Z

 ^-	 $\sim$

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
- 2.  $A_0$ ,  $B_0$  = Output level before the indicated steady-state input conditions were established.

	Inputs					puts
Ах	LEA1B	LEA2B	OE1B	OE2B	1Bx	2Bx
Н	Н	Н	L	L	Н	Н
L	Н	Н	ш	L	L	L
Н	Н	L	L	L	Н	B <sub>0</sub> <sup>(2)</sup>
L	Н	L	L	L	L	B <sub>0</sub> <sup>(2)</sup>
Н	L	Н	L	L	B <sub>0</sub> <sup>(2)</sup>	Н
L	L	Н	L	L	B <sub>0</sub> <sup>(2)</sup>	L
Χ	L	L	L	L	B <sub>0</sub> <sup>(2)</sup>	B <sub>0</sub> <sup>(2)</sup>
Χ	Χ	Χ	Н	Н	Z	Z
Χ	Χ	Χ	L	Н	Active	Z
Х	Χ	Χ	Н	L	Z	Active
Χ	Χ	Χ	L	L	Active	Active

# **PIN DESCRIPTION**

Signal	I/O	Description
A(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. <sup>(1)</sup>
1B(1:12)	I/O	Bidirectional Data Port 1B. Connected to the even path or even bank of memory. (1)
2B(1:12)	I/O	Bidirectional Data Port 2B. Connected to the odd path or odd bank of memory. <sup>(1)</sup>
LEA1B	I	Latch Enable Input for A-1B Latch. The Latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B.
LEA2B	I	Latch Enable Input for A-2B Latch. The Latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA2B.
LE1B	I	Latch Enable Input for 1B-A Latch. The Latch is open when LE1B is HIGH. Data from the 1B port is latched on the HIGH to LOW transition of LE1B.
LE2B	I	Latch Enable Input for 2B-A Latch. The Latch is open when LE2B is HIGH. Data from the 2B port is latched on the HIGH to LOW transition of LE2B.
SEL	I	1B or 2B Path Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port.
ŌĒĀ	I	Output Enable for A Port (Active LOW).
OE1B	I	Output Enable for 1B Port (Active LOW).
OE2B		Output Enable for 2B Port (Active LOW).

## NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter		Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μΑ
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo ≤	5.5V	_	_	±50	μΑ
Vik	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = - 18	mA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μA
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
ΔΙCC	Quiescent Power Supply Current Variation	One input at Vcc - 0.6 other inputs at Vcc or		_	_	500	μA

#### NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

## **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	_	μA
Івнь			V <sub>I</sub> = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
Івнь			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							LVC Link

#### NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

LVC Lin

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test	Test Conditions <sup>(1)</sup>			Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	1
		Vcc = 3.0V	IoL = 24mA	_	0.55	1

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. Ta = − 40°C to +85°C.

# OPERATING CHARACTERISTICS, $V_{CC}$ = 3.3V $\pm$ 0.3V, $T_{A}$ = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per bus exchanger Outputs enabled	CL = 0pF, f = 10Mhz		pF
CPD	Power Dissipation Capacitance per bus exchanger Outputs disabled			pF

# SWITCHING CHARACTERISTICS (1)

		$Vcc = 2.7V \pm 0.2V$		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	1.5	5.7	1.5	5	ns
tphl	Ax to 1Bx or Ax to 2Bx					
tplh	Propagation Delay	1.5	6.1	1.5	5.2	ns
tphl	1Bx to Ax or 2Bx to Ax					
tplh	Propagation Delay	1.5	6.1	1.5	5.2	ns
tphl	LExB to Ax					
tPLH	Propagation Delay	1.5	6.1	1.5	5	ns
tphl	LEA1B to 1Bx or LEA2B to 2Bx					
tPLH	Propagation Delay	1.5	6.3	1.5	5.2	ns
tphl	SEL to Ax					
tpzh	Output Enable Time	1.5	6.7	1.5	5.5	ns
tpzl	OEA to Ax, OE1B to 1Bx, or OE2B to 2Bx					
tphz	Output Disable Time	1.5	5.9	1.5	5.2	ns
tPLZ	OEA to Ax, OE1B to 1Bx, or OE2B to 2Bx					
tsu	Set-Up Time, HIGH or LOW Data to Latch	1	_	1	_	ns
tн	Hold Time, Latch to Data	1.2	_	1	_	ns
tw	Pulse Width, Latch HIGH	3		3	_	ns
tsk(o)	Output Skew <sup>(2)</sup>	_	_	_	500	ps

## NOTES:


- 1. See test circuits and waveforms.  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ .
- 2. Skew between any two outputs of the same package and switching in the same direction.

## **TEST CIRCUITS AND WAVEFORMS**

#### **TEST CONDITIONS**

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF

## **TEST CIRCUITS FOR ALL OUTPUTS**



### **DEFINITIONS:**

LVC Link

LVC Link

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


#### NOTE:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.

## **SWITCH POSITION**

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	LVC Link

## **OUTPUT SKEW - tsk (x)**




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


#### NOTES:

For tsκ(o) OUTPUT1 and OUTPUT2 are any two outputs.
 For tsκ(b) OUTPUT1 and OUTPUT2 are in the same bank.

## PROPAGATION DELAY




#### **ENABLE AND DISABLE TIMES**




#### NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

# **SET-UP, HOLD, AND RELEASE TIMES**



## **PULSE WIDTH**



## ORDERING INFORMATION

