

www.fairchildsemi.com

TMC2490A Multistandard Digital Video Encoder

Features

- All-digital video encoding
- Internal digital subcarrier synthesizer
- 8-bit parallel CCIR-601/CCIR-656/ANSI/SMPTE 125M input format
- CCIR-624/SMPTE-170M compliant output
- Switchable chrominance bandwidth
- Switchable pedestal with gain compensation
- Pre-programmed horizontal and vertical timing
- 13.5 Mpps pixel rate
- Master or slave (CCIR656) operation
- MPEG interface
- Internal interpolation filters simplify output reconstruction filters
- 10-bit D/A converters for video reconstruction
- Supports NTSC and PAL standards
- Closed-caption waveform insertion
- Simultaneous S-Video (Y/C) output
- Controlled edge rates
- Single +5V power supply
- 44 lead PLCC package
- Parallel and serial control interface

Applications

- Set-top digital cable television receivers
- Set-top digital satellite television receivers
- Studio parallel CCIR-601 to analog conversion

Description

The TMC2490A video encoder converts digital component video (in 8-bit parallel CCIR-601/656 or ANSI/SMPTE 125M format) into a standard analog baseband television (NTSC, NTSC-EIA, and all PAL standards) signal with a modulated color subcarrier. Both composite (single lead) and S-Video (separate chroma and luma) formats are active simultaneously at all three analog outputs. Each video output generates a standard video signal capable of driving a singlyor doubly-terminated 75 Ohm load.

The TMC2490A is intended for all non-Macrovision encoder applications.

The TMC2490A is fabricated in a submicron CMOS process and is packaged in a 44-lead PLCC. Performance is guaranteed over the full 0°C to 70°C operating temperature range.

Block Diagram

.con

Functional Description

The TMC2490A is a fully-integrated digital video encoder with simultaneous composite and Y/C (S-Video) outputs, compatible with NTSC, NTSC-EIA, and all PAL television standards.

Digital component video is accepted at the PD port in 8-bit parallel CCIR-601/656 format. It is demultiplexed into luminance and chrominance components. The chrominance components modulate a digitally synthesized subcarrier. The luminance and chrominance signals are then separately interpolated to twice the input pixel rate and converted to analog signals by 10-bit D/A converters. They are also digitally combined and the resulting composite signal is output by a third 10-bit D/A converter.

The TMC2490A operates from a single clock at 27 MHz, twice the system pixel rate. Programmable control registers allow software control of subcarrier frequency and phase parameters. Incoming YC_BC_R422 digital video is interpolated to YCBCR444 format for encoding.

Internal control registers can be accessed over a standard 8-bit parallel microprocessor port or a 2-pin (clock and data) serial port.

Sync Generator

The TMC2490A operates in master or slave mode. In slave mode, it extracts its horizontal and vertical sync timing and field information from the CCIR-656 SAV (Start of Active Video) and EAV (End of Active Video) signal in the incoming data stream. In master mode, it generates a 13.5 MHz timebase and sends line and field synchronizing signals to the host system.

Horizontal and vertical synchronization pulses in the analog output are digitally generated by the TMC2490A with controlled rise and fall times on all sync edges, the beginning and end of active video, and the burst envelope.

Chroma Modulator

A digital subcarrier synthesizer generates the reference for a quadrature modulator, producing a digital chrominance signal. The chroma bandwidth may be programmed to 650 kHz or 1.3 MHz.

Interpolation Filters

Interpolation filters on the luminance and chrominance signals double the pixel rate to 27Mpps before D/A conversion. This low-pass filtering and oversampling process reduces $sin(x)/x$ roll-off, and greatly simplifies the analog reconstruction filter required after the D/A converters.

D/A Converters

Analog outputs of the TMC2490A are driven by three 10-bit D/A converters, The outputs drive standard video levels into 37.5 or 75 Ohm loads. An internal voltage reference is used to provide reference current for the D/A converters. An external fixed or variable voltage reference source can also be used. The video signal levels from the TMC2490A may be adjusted to overcome the insertion loss of analog low-pass output filters by varying RREF or VREF.

Parallel and Serial Microprocessor Interfaces

The parallel microprocessor interface employs 11 pins. These are shared with the serial interface. A single pin, $\overline{\text{SER}}$, selects between the two interface modes.

In parallel interface mode, one address pin is decoded to enable access to the internal control register and its pointer. Controls are reached by loading a desired address through the 8-bit D7-0 port, followed by the desired data (read or write) for that address. The control register address pointer auto-increments to address 22h and then remains there.

A 2-line serial interface is also provided on the TMC2490A for initialization and control. The same set of registers accessed by the parallel port is available to the serial port.

The RESET pin sets all internal state machines and control registers to their initialized conditions, disables the analog outputs, and places the encoder in a reset mode. At the rising edge of RESET, the encoder is automatically initialized in NTSC-M format.

Pin Descriptions

Pin Descriptions (continued)

Control Registers

The TMC2490A is initialized and controlled by a set of registers which determine the operating modes.

An external controller is employed to write and read the Control Registers through either the 8-bit parallel or 2-line

Table 1. Control Register Map

Notes:

1. For each register listed above, all bits not specified are reserved and should be set to logic LOW to ensure proper operation.

Table 2. Default Register Values on Reset

Control Register Definitions

Global Control Register (04)

Video Output Control Register (05)

Field Data Register (06)

Reserved Registers (07–0D)

General Purpose Port Register (0E)

General Control Register (0F)

Reserved Registers (10–1F)

Closed-Caption Insertion (20)

Closed-Caption Insertion (21)

Closed-Caption Insertion (22)

General Purpose Port

The TMC2490A provides a general purpose I/O port for system utility functions. Input, output, and sync functions are implemented. Register 0E is the General Purpose Register.

Full functionality is provided when the encoder is in Serial control mode ($\overline{\text{SER}}$ = LOW). Most of the functions are available in parallel interface mode ($\overline{\text{SER}}$ = HIGH).

General Purpose Input (serial mode only)

Bits 7 and 6 of Register 0E are general purpose inputs. When the encoder is in serial control mode, data bits D7 and D6 are mirrored to these register locations. When Register 0E is read, the states of bits 7 and 6 reflect the TTL logic levels present on D7 and D6, respectively, at the time of read command execution. Writing to these bits has no effect.

This function is not available when the encoder is in parallel control mode.

General Purpose Output

Register 0E read/write bits 5-2 are connected to pins D5-2, respectively, when the encoder is in serial control mode. The output pins continually reflects the values most recently written into register OE (1 = HIGH, 0 = LOW). Note that these pins are always driven outputs when the encoder is in serial control mode.

When register 0E is read, these pins report the values previously stored in the corresponding register bits, i.e., it acts as a read/write register. When the encoder is in parallel control mode, this reading produces the output bit values on the corresponding data pins, just as in the serial control mode. However, the values are only present when reading register 0E. The controller can command a continuous read on this register to produce continuous outputs from these pins.

Burst Flag and Composite Sync (output/ read-only)

Register 0E bit 1 is associated with the encoder burst flag. It is a 1 (HIGH) from just before the start of the color burst to just after the end of the burst. It is a 0 (LOW) at all other times.

Register 0E bit 0 outputs the encoder composite sync status. It is a 0 (LOW) during horizontal and vertical sync tips. It is a 1 (HIGH) at all other times.

These register bits may be read at any time over either the serial or parallel control port. Since they are dynamic, their states will change as appropriate during a parallel port read. In fact, if the parallel control port is commanded to read register 0E continually, the pins associated with these bits behave as burst flag and composite sync timing outputs.

In serial control mode, these same data output pins $(D₁₋₀)$ always act as a burst flag and composite sync TTL outputs, the conditions of the serial control notwithstanding. The states of the flags may be read over the serial port, but due to the low frequency of the serial interface, it may be difficult to get meaningful information.

Pixel Interface

The TMC2490A interfaces with an 8-bit 13.5 Mpps (27 MHz) video datastream. It will automatically synchronize with embedded Timing Reference Signals, per CCIR-656. It also includes a master sync generator on-chip, which can produce timing reference outputs.

CCIR-656 Mode

When operating in CCIR-656 Mode (MASTER $= 0$), the TMC2490A identifies the SAV and EAV 4-byte codewords embedded in the video datastream to derive all timing. Both SAV and EAV are required.

MASTER Mode

When in MASTER Mode (MASTER $= 1$), the Encoder produces its own timing, and provides HSYNC, VSYNC (or B/T), SELC, and PDC (or \overline{CBSEL}) to the Pixel Data Source.

SELC Output

The SELC output toggles at 13.5 MHz (1/2 the pixel rate), providing a phase reference for the multiplexed luma/chroma CCIR-656 datastream. It is HIGH during the rising edge of the clock intended to load chroma data. This is useful when interfacing with a 16-bit data source, and can drive a Y/C multiplexer.

CBSEL Output

The CBSEL output identifies the CB element of the CB-Y-CR-Y CCIR-656 data sequence. It is HIGH during the rising edge of the clock to load CB data. This will prevent unintentionally swapping the C_B and C_R color components when operating in MASTER mode and reading data from a framestore.

PDC Output

The PDC output is a blanking signal, indicating when the encoder expected to receive pixel data. When PDC is HIGH, the incoming PD is encoded.

Figure 2a. HDEL TIming

Figure 2b. CCIR-656 Horizontal Interval Timing Detail

Figure 3. Master Mode Horizontal Interval Timing Detail

Horizontal and Vertical Timing

Horizontal and vertical video timing in the TMC2490A is preprogrammed for line-locked systems with a 2x pixel clock of 27.0 MHz.

Table 3 and Table 4 show timing parameters for NTSC and PAL standards and the resulting TMC2490A analog output timing. The user provides exactly 720 pixels of active video per line. In master mode, the TMC2490A precisely controls the duration and activity of every segment of the horizontal line and vertical field group. In external sync slave mode, it holds the end-of-line blank state (e.g. front porch for active video lines) until it receives the next horizontal sync signal.

In CCIR-656 slave mode, it likewise holds each end-of-line blank state until it receives the next end of active video (EAV) signal embedded in the incoming data stream.

The vertical field group comprises several different line types based upon the Horizontal line time.

 $H = (2 \times SL) + (2 \times SH)$ [Vertical sync pulses] $= (2 \times EL) + (2 \times EH)$ [Equalization pulses]

SMPTE 170M NTSC and Report 624 PAL video standards call for specific rise and fall times on critical portions of the video waveform. The chip does this automatically, requiring no user intervention. The TMC2490A digitally defines

PRODUCT SPECIFICATION TMC2490A

slopes compatible with SMPTE 170M NTSC or CCIR Report 624 PAL on all vital edges:

- 1. Sync leading and trailing edges.
- 2. Burst envelope.

Table 3. Horizontal Timing Standards and Actual Values for 60 fps Video Standards (µ**s)**

Table 4. Horizontal Timing Standards and Actual Values for 50 fps Video Standards (µ**s)**

3. Active video leading and trailing edges.

4. All vertical interval equalization pulse and sync edges.

24319A

H/2

Figure 4. Horizontal Blanking Interval Timing Figure 5. Vertical Sync and Equalization Pulse Detail

EH ⁻ SL EL SH

H

EE Equalization pulse
SE Half-line vertical sync pulse, half-line equalization pulse
SE Half-line vertical sync pulse, half-line equalization pulse
UBB Black and Burst¹ SE Half-line vertical sync pulse, half-line equalization pulse UBB SS Vertical sync pulse UVV Active video

ES Half-line equalization pulse, half-line vertical sync pulse UVE Half-line video, half-line equalization pulse

Note:

1. VBB lines are changed to UVV (Active Video) when VBIEN = 1.

Figure 7. PAL-B,G,H,I,N Vertical Interval

	Fields 1 and 5 $FID = 000, 100$		Fields 2 and 6 $FID = 001, 101$		Fields 3 and 7 $FID = 010, 110$		Fields 4 and 8 $FID = 011, 111$	
Line	ID	Line	ID	Line	ID	Line	ID	
1	SS	313	ES	626	SS	938	ES	
$\overline{2}$	SS	314	SS	627	SS	939	SS	
3	SE	315	SS	628	SE	940	SS	
$\overline{4}$	EE	316	EE	629	EE	941	EE	
5	EE	317	EE	630	EE	942	EE	
6	-BB	318	EV	631	UBB	943	EB	
$\overline{7}$	UBB	319	UBB	632	UBB	944	-BB	
8	UBB	320	UBB	633	UBB	945	UBB	
\cdots	\cdots	\cdots	\cdots	\cdots	.	\cdots	.	
22	UBB	335	UBB	647	UBB	960	UBB	
23	UVV	336	UVV	648	UVV	961	UVV	
\cdots	\cdots	\cdots	\cdots	.	\cdots	\cdots	\cdots	
308	UVV	621	UVV	933	UVV	1246	UVV	
309	UVV	622	-VV	934	UVV	1247	UVV	
310	-VV	623	-VE	935	UVV	1248	-VE	
311	EE	624	EE	936	EE	1249	EE	
312	EE	625	EE	937	EE	1250	EE	

Table 7. PAL-B,G,H,I,N Field/Line Sequence and Identification

EE Equalization pulse **EXECUTE:** UBB Black and Burst¹

SE Half-line vertical sync pulse, half-line equalization pulse UVV Active video SS Vertical sync pulse $-BB$ Blank line with color burst suppression ²

ES Half-line equalization pulse, half-line vertical sync pulse -VV Active video with color burst suppressed EB Equalization broad pulse $-VE$ -VE Half-line video, half-line equalization pulse,

color burst suppressed

Notes:

1. VBB lines are changed to UVV (Active Video) when VBIEN = 1.

2. -BB lines are changed to -VV (Active Video, Burst Suppressed) when VBIEN = 1.

Figure 8. PAL-M Vertical Interval

Field 1 and 5 $FID = 000, 100$		Field 2 and 6 $FID = 001, 101$		Field 3 and 7 $FID = 010, 110$		Field 4 and 8 $FID = 011, 111$	
Line	ID	Line	ID	Line	ID	Line	ID
1	SS	263	ES	1	SS	263	ES
\overline{c}	SS	264	SS	\overline{c}	SS	264	SS
3	SS	265	SS	3	SS	265	SS
4	EE	266	SE	4	EE	266	SE
5	EE	267	EE	5	EE	267	EE
6	EE	268	EE	6	EE	268	EE
$\overline{7}$	-BB	269	EB	$\overline{7}$	-BB	269	EB
8	-BB	270	-BB	8	UBB	270	-BB
9	UBB	271	UBB	9	UBB	271	UBB
\cdots	\cdots	\cdots	\cdots	\cdots	\cdots	\cdots	\cdots
17	UBB	279	UBB	17	UBB	279	UBB
18	UVV	280	UVV	18	UVV	280	UVV
\cdots	\cdots	\cdots	\cdots	\cdots	\cdots	\cdots	\cdots
258	UVV	521	UVV	258	UVV	521	UVV
259	UVV	522	-VV	259	-VV	522	UVV
260	-VE	523	EE	260	-VE	523	EE
261	EE	524	EE	261	EE	524	EE
262	EE	525	EE	262	EE	525	EE

Table 8. PAL-M Field/Line Sequence and Identification

SE Half-line vertical sync pulse, half-line equalization pulse UVV Active video SS Vertical sync pulse $-BB$ Blank line with color burst suppression ²

ES Half-line equalization pulse, half-line vertical sync pulse -VV Active video with color burst suppressed EB Equalization broad pulse UVV Half-line black, half-line video

-VEHalf-line video, half-line equalization pulse, color burst suppressed

EE Equalization pulse UBB Black and Burst¹

Notes:

1. VBB lines are changed to UVV (Active Video) when VBIEN = 1

2. -BB lines are changed to -VV (Active Video, Burst Suppressed) when VBIEN = 1

Subcarrier Generation and Synchronization

The color subcarrier is generated by an internal digital frequency synthesizer. The subcarrier synthesizer gets its frequency and phase values preprogrammed into the TMC2490A.

In Master Mode, the subcarrier is internally synchronized on field 1 of the eight-field sequence to establish and maintain a specific relationship between the leading edge of horizontal sync and color burst phase (SCH). Proper subcarrier phase is maintained through the entire eight field set, including the 25 Hz offset in PAL-N/B/I systems. The subcarrier is reset to the phase values found in Table 9.

SCH Phase Control

SCH refers to the timing relationship between the 50% point of the leading edge of horizontal sync and the first positive or negative zero-crossing of the color burst subcarrier reference. In PAL, SCH is defined for line 1 of field 1, but since there is no color burst on line 1, SCH is usually measured at line 7 of field 1. The need to specify SCH relative to a particular line in PAL is due to the 25 Hz offset of PAL subcarrier frequency. Since NTSC has no such 25 Hz offset, SCH applies to all lines.

Table 9. Subcarrier and Color Burst Reset Values

Note:

1. Line numbering is in accordance with Figure 6, Figure 7, and Figure 8. Subcarrier and color burst phase are relative to the horizontal reference of the line specified above.

Luminance Processing

During horizontal and vertical blanking, the luma processor generates blanking levels and properly timed and shaped sync and equalization pulses. During active video, it captures and rescales the incoming Y components and adds the results to the blank level to complete a proper monochrome television waveform, which is then upsampled to drive the luma D/A and the composite adder.

For NTSC-EIA (5:2 white:sync, no black pedestal), the overall luma input-to-output equation for 0<Y<255 is:

luma out (IRE, relative to blank) = $(Y - 16) * 100/219$

For NTSC and PAL-M (5:2, with 7.5 IRE pedestal), the equation becomes:

luma out (IRE, relative to blank) = $(Y - 16) * 92.5/219 + 7.5$

For all 625-line PAL standards (7:3, no pedestal), the equation becomes:

luma out (mV, relative to blank) = $(Y-16) * 700/219$

Since Y=0 and Y=255 are reserved values in CCIR-601, results in the luma D/A outputting black, i.e., 0mV or 0 IRE without pedestal, 7.5 IRE with pedestal. External components are needed to bias the blanking/black level to 0mV/0 IRE. The values given in Table 11 and Table 12 reflect a biased output where the blanking level is at 0mV/0 IRE.

Table 11. Luminance Input Codes

Filtering Within the TMC2490A

The TMC2490A incorporates internal digital filters to establish appropriate bandwidths and simplify external analog reconstruction filter designs.

The chroma portion of the incoming digital video is bandlimited to reduce edge effect and other distortions of the image compression process. Chrominance bandwidth is selected by CHRBW. When LOW, the chrominance passband attenuation is $<$ 3 dB within \pm 650 kHz from fSC. The stopband rejection is >26 dB outside fsc ± 2 MHz. When HIGH, the chrominance passband attenuation is <3 dB within ± 1.3 MHz from fSC. The stopband rejection is >33 dB outside fsc ± 4 MHz.

Figure 9. Color-Difference Low-Pass Filter Response

The Chroma Modulator output and the luminance data are digitally filtered with sharp-cutoff low-pass interpolation filters. These filters ensure that aliased subcarrier, chrominance, and luminance frequencies are sufficiently suppressed above the video base-band.

Figure 10. Chrominance and Luminance Interpolation Filter – Full Spectrum Response

REV. 1.0.2 2/27/02 **21**

Virtually all digital-to-analog converters have a response with high frequency roll-off as a result of the zero-order hold characteristic of classic D/A converters. This response is commonly referred to as a $\sin(x)/x$ response. The $\sin(x)/x$ vs. sampling frequency is shown in Figure 12.

Figure 11. Chrominance and Luminance Interpolation Filter – Passband Detail

The TMC2490A's digital interpolation filters convert the data stream to a sample rate of twice the pixel rate. This results in much less high frequency $sin(x)/x$ rolloff and the output spectrum between fS/4 and 3 x fS/4 contains very little energy. Since there is so little signal energy in this frequency band, the demands placed on the output reconstruction filter are greatly reduced. The output filter needs to be flat to fS/4 and have good rejection at 3 x fS/4. The relaxed requirements greatly simplify the design of a filter with good phase response and low group delay distortion. A small amount of peaking may be added to compensate residual sin(x)/x rolloff.

Figure 12. Sin(x)/x Response

Closed Caption Insertion

The TMC2490A includes a flexible closed caption processor. It may be programmed to insert a closed caption signal on any line within a range of 16 lines on ODD and/or EVEN fields.

Closed Caption insertion overrides all other configurations of the encoder. If it is specified on an active video line, it takes precedence over the video data and removes NTSC setup if setup has been programmed for the active video lines.

Closed Caption Control

Closed caption is turned on by setting CCON HIGH. Whenever the encoder begins producing a line specified by CCFLD and CCLINE, it will insert a closed caption line in its place. If CCRTS is HIGH, the data contained in CCDx will be sent. IF CCRTS is LOW, Null Bytes (hex 00 with ODD parity) will be sent.

Line Selection

The line to contain CC data is selected by a combination of the CCFLD bit and the CCLINE bits. CCLINE is added to the offset shown in Table 13 to specify the line.

Table 13. Closed Caption Line Selection

Parity Generation

Standard Closed-Caption signals employ ODD parity, which may be automatically generated by setting CCPAR HIGH. Alternatively, parity may be generated externally as part of the bytes to be transmitted, and, with CCPAR LOW, the entire 16 bits loaded into the CCDx registers will be sent unchanged.

Operating Sequence

A typical operational sequence for closed-caption insertion on Line 21 is:

- 1. Read Register 22 and check that bit 6 is LOW, indicating that the CCDx registers are ready to accept data.
- 2. If ready, write two bytes of CC data into registers 20 and 21.
- 3. Write into register 22 the proper combination of CCFLD and CCLINE. CCPAR may be written as desired. Set CCRTS HIGH.
- 4. The CC data is transmitted during the specified line.

As soon as CCDx is transferred into the CC processor (and CCRTS goes LOW), new data may be loaded into registers 20 and 21. This allows the user to transmit CC data on several consecutive lines by loading data for line n+1 while data is being sent on line n.

Registers 20-21 auto-increment when read or written. Register 22 does not. The microcontroller can repeatedly read register 22 until CCRTS is found to be LOW, then address register 20 and write three auto-incremented bytes to set up for the next CC line.

Parallel Microprocessor Interface

The parallel microprocessor interface, active when SER is HIGH, employs an 11-line interface, with an 8-bit data bus and one address bit: two addresses are required for device programming and pointer-register management. Address bit 0 selects between reading/writing the register addresses and reading/writing register data. When writing, the address is presented along with a LOW on the R/\overline{W} pin during the falling edge of \overline{CS} . Eight bits of data are presented on D7-0 during the subsequent rising edge of \overline{CS} .

In read mode, the address is accompanied by a HIGH on the R/\overline{W} pin during a falling edge of \overline{CS} . The data output pins go to a low-impedance state tDOZ ns after \overline{CS} falls. Valid data is present on D7-0 tDOM after the falling edge of \overline{CS} .

Table 14. Parallel Port Control

Figure 13. Microprocessor Parallel Port - Write Timing

Figure 14. Microprocessor Parallel Port - Read Timing

Serial Control Port (R-Bus)

In addition to the 11-wire parallel port, a 2-wire serial control interface is also provided, and active when SER is LOW. Either port alone can control the entire chip. Up to four TMC2490A devices may be connected to the 2-wire serial interface with each device having a unique address.

The 2-wire interface comprises a clock (SCL/\overline{CS}) and a bidirectional data (SDA/R/ \overline{W}) pin. The TMC2490A acts as a slave for receiving and transmitting data over the serial interface. When the serial interface is not active, the logic levels on SCL/\overline{CS} and $SDA/R/\overline{W}$ are pulled HIGH by external pullup resistors.

Data received or transmitted on the $SDA/R/\overline{W}$ line must be stable for the duration of the positive-going SCL/CS pulse. Data on $SDA/R/\overline{W}$ can only change when SCL/\overline{CS} is LOW. If SDA/R/ \overline{W} changes state while SCL/ \overline{CS} is HIGH, the serial interface interprets that action as a start or stop sequence.

There are five components to serial bus operation:

- Start signal
- Slave address byte
- Base register address byte
- Data byte to read or write
- Stop signal

When the serial interface is inactive (SCL/CS and $SDA/R/\overline{W}$ are HIGH) communications are initiated by sending a start signal. The start signal is a HIGH-to-LOW transition on SDA/R/ \overline{W} while SCL/ \overline{CS} is HIGH. This signal alerts all slaved devices that a data transfer sequence is coming.

The first eight bits of data transferred after a start signal comprise a seven bit slave address and a single R/W bit. As shown in Figure 16A, the R/\overline{W} bit indicates the direction of data transfer, read from or write to the slave device. If the transmitted slave address matches the address of the device (set by the state of the SA0/ADR and SA1 input pins in Table 15), the TMC2490A acknowledges by bringing SDA/R/ \overline{W} LOW on the 9th SCL/\overline{CS} pulse. If the addresses do not match, the TMC2490A does not acknowledge.

A ₆	A ₅	A ₄	A ₃	A ₂	$\begin{array}{c c} A_1 \ \hline (\text{SA}_1) \end{array}$	A ₀ (SA ₀)
0	0	0			0	
0	0	0			0	
0						

Table 15. Serial Port Addresses

Data Transfer via Serial Interface

For each byte of data read or written, the MSB is the first bit of the sequence.

If the TMC2490A does not acknowledge the master device during a write sequence, the $SDA/R/\overline{W}$ remains HIGH so the master can generate a stop signal. If the master device does not acknowledge the TMC2490A during a read sequence, the TMC2490A interprets this as "end of data." The SDA/R/ \overline{W} remains HIGH so the master can generate a stop signal.

Writing data to specific control registers of the TMC2490A requires that the 8-bit address of the control register of interest be written after the slave address has been established. This control register address is the base address for subsequent write operations. The base address auto-increments by one for each byte of data written after the data byte intended for the base address. If more bytes are transferred than there

are available addresses, the address will not increment and will remain at its maximum value of 22h. Any base address higher than 22h will not produce an ACKnowledge signal.

Data is read from the control registers of the TMC2490A in a similar manner. Reading requires two data transfer operations:

- The base address must be written with the R/\overline{W} bit of the slave address byte LOW to set up a sequential read operation.
- Reading (the R/\overline{W} bit of the slave address byte HIGH) begins at the previously established base address. The address of the read register auto-increments after each byte is transferred.

To terminate a read/write sequence to the TMC2490A, a stop signal must be sent. A stop signal comprises of a LOW-to-HIGH transition of $SDA/R/\overline{W}$ while SCL/\overline{CS} is HIGH.

A repeated start signal occurs when the master device driving the serial interface generates a start signal without first generating a stop signal to terminate the current communication. This is used to change the mode of communication (read, write) between the slave and master without releasing the serial interface lines.

Figure 15. Serial Port Read/Write Timing

Serial Interface Read/Write Examples

Write to one control register

- Start signal
- Slave Address byte (R/\overline{W}) bit = LOW)
- Base Address byte
- Data byte to base address
- Stop signal

Write to four consecutive control registers

- Start signal
- Slave Address byte (R/\overline{W}) bit = LOW)
- Base Address byte
- Data byte to base address
- Data byte to (base address $+1$)
- Data byte to (base address $+ 2$)
- Data byte to (base address $+3$)
- Stop signal

Read from one control register

- Start signal
- Slave Address byte (R/\overline{W}) bit = LOW)
- Base Address byte
- Stop signal
- Start signal
- Slave Address byte (R/\overline{W}) bit = HIGH)
- Data byte from base address
- No Acknowledge

Read from four consecutive control registers

- Start signal
- Slave Address byte (R/\overline{W}) bit = LOW)
- Base Address byte
- Stop signal
- Start signal
- Slave Address byte (R/\overline{W}) bit = HIGH)
- Data byte from base address
- Data byte from (base address + 1)
- Data byte from (base address + 2)
- Data byte from (base address + 3)
- No Acknowledge

Figure 16A. Chip Address with Read/Write Bit

Equivalent Circuits and Threshold Levels

Figure 18. Equivalent Analog Input Circuit Figure 19. Equivalent Analog Output Circuit

Figure 20. Equivalent Digital Input Circuit Figure 21. Equivalent Digital Output Circuit

Figure 22. Threshold Levels for Three-State Measurements

(beyond which the device may be damaged) 1

Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

2. Applied voltage must be current limited to specified range.

3. Forcing voltage must be limited to specified range.

4. Current is specified as conventional current flowing into the device.

Operating Conditions

Operating Conditions (continued)

DC Electrical Characteristics

Notes:

1. Maximum I_{DD} with V_{DD} = Max and T_A = Min. Outputs loaded wtih 75 Ω .

2. IDDQ when RESET = LOW, disabling D/A converters.

AC Electrical Characteristics

Note:

1. Timing reference points are at the 50% level. Analog CLOAD <10pF, D7-0 load <40pF.

System Performance Characteristics

Note:

1. Noise Level is uniformly weighted, 10 kHz to 5.0 MHz bandwidth, with Tilt Null ON measured using VM700 "Measure Mode."

Applications Information

The circuit in Figure 24 shows the connection of power supply voltages, output reconstruction filters and the external voltage reference. All VDD pins should be connected to the same power source.

The full-scale output voltage level, VOUT, on the COMPOS-ITE, LUMA, and CHROMA pins is found from:

 $V_{\text{OUT}} = I_{\text{OUT}} \times R_L = K \times I_{\text{REF}} \times R_L$ $= K x$ (VREF/RREF) $x RL$

where:

- IOUT is the full-scale output current sourced by the TMC2490A D/A converters.
- RL is the net resistive load on the COMPOSITE, CHROMA, and LUMA output pins.
- K is a constant for the TMC2490A D/A converters (approximately equal to 10.4).
- IREF is the reference current flowing out of the RREF pin to ground.
- VREF is the voltage measured on the VREF pin.
- RREF is the total resistance connected between the RREF pin and ground.
- A 0.1μ F capacitor should be connected between the CBYP pin and the adjacent VDDA, pin.

The reference voltage in Figure 24 is from an LM185 1.2 Volt band-gap reference. The 392 Ohm resistor connected from RREF to ground sets the overall "gain" of the three D/A converters of the TMC2490A. A 787 Ω resistor is used for single 75 Ω termination. Varying RREF ±5% will cause the full-scale output voltage on COMPOSITE, LUMA, and CHROMA to vary by $\pm 5\%$.

The suggested output reconstruction filter is the same one used on the TMC2063P7C Demonstration Board. The phase and frequency response of this filter is shown in Figure 23. The Schottky diode is for ESD protection.

Figure 23. Response of Recommended Output Filter

Figure 24. Typical Application Circuit

Mechanical Dimensions – 44-Pin PLCC Package

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982
- 2. Corner and edge chamfer (J) = 45°
- 3. Dimension D1 and E1 do not include mold protrusion. Allowable protrusion is .101" (.25mm)

Ordering Information

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.