

July 1997 Revised February 2005

74VHCT00A Quad 2-Input NAND Gate

General Description

The VHCT00A is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC}=0V.$ These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Features

- High speed: $t_{PD} = 5.0 \text{ ns (typ)}$ at $T_A = 25 ^{\circ}\text{C}$
- High noise immunity: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power down protection is provided on all inputs and outputs
- Low noise: V_{OLP} = 0.8V (max)
- Low power dissipation: $I_{CC} = 2 \mu A \text{ (max) at } T_A = 25^{\circ}\text{C}$
- Pin and function compatible with 74HCT00

Ordering Code:


Order Number	Package Number	Package Description
74VHCT00AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT00ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT00AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT00AMTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT00AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74VHCT00AN_NL (Note 1)	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.


Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Use this number to order device.



Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
A _n , B _n	Inputs				
\overline{O}_n	Outputs				

Truth Table

Α	В	О
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

Absolute Maximum Ratings(Note 2)

-0.5V to +7.0V Supply Voltage (V_{CC}) -0.5V to +7.0VDC Input Voltage (V_{IN})

DC Output Voltage (V_{OUT})

(Note 3)

(Note 4) -0.5V to 7.0V Input Diode Current (I_{IK}) -20 mA

-0.5V to $V_{CC} + 0.5V$

Output Diode Current (IOK)

(Note 5)

±20 mA DC Output Current (I_{OUT}) ±25 mA DC V_{CC}/GND Current (I_{CC}) ±50 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to 5.5V

Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

(Note 3) 0V to $V_{\mbox{\footnotesize CC}}$ (Note 4) 0V to 5.5V

Operating Temperature (T_{OPR}) -40°C to +85°C

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0V \pm 0.5V$ $0 \text{ ns/V} \sim 20 \text{ ns/V}$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: HIGH or LOW state. $I_{\mbox{\scriptsize OUT}}$ absolute maximum rating must be observed.

Note 4: $V_{CC} = 0V$.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active)

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	Farameter			Max	Units	Conditions				
V _{IH}	HIGH Level Input Voltage	4.5	2.0			2.0		V		
		5.5	2.0			2.0		\		
V_{IL}	LOW Level Input Voltage	4.5			0.8		0.8	V		
		5.5			8.0		0.8	\ \		
V _{OH}	HIGH Level Output Voltage	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH} \\$	$I_{OH} = -50 \mu A$
		4.5	3.94			3.80		V	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V_{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
		4.5			0.36		0.44	V	or V _{IL}	$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μА	μA $V_{IN} = V_{CC}$ or GND	
Ісст	Maximum I _{CC} / Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V Other Inputs = V _{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μА	V _{OUT} = 5.5	V
	(Power Down State)									

Noise Characteristics

	- .	V _{CC} (V)	T _A =	25°C		Conditions	
Symbol	Parameter		Тур	Limit	Units		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	


Note 7: Parameter guaranteed by design.


AC Electrical Characteristics


Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°	C to +85°C	Units	Conditions
Cymbol			Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	5.0 ± 0.5		5.0	6.9	1.0	8.0	ns	C _L = 15 pF
t _{PHL}		İ		5.5	7.9	1.0	9.0	113	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			17				pF	(Note 8)

Note 8: C_{PD} is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/4 (per gate)


Physical Dimensions inches (millimeters) unless otherwise noted










14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABUREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE DE BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14-5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)ก กฤก (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 0.030 MAX $\frac{332}{(2.337)} \text{ DIA}$ (0.762) DEPTH OPTION 1 OPTION 02 0.135 ± 0.005 0.300 - 0.320 (3.429 ± 0.127) (7.620 - 8.128)0.145 - 0.200 0.060 4° TYP (1.651) (3.683 - 5.080)¥ $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 0.280 0.014-0.023 TYP (7.112) MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 + 0.040 -0.015 8.255 + 1.016 - 0.381

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)