



SEMICONDUCTOR

June 1997 Revised April 1999

4VHCT540A Octal Buffer/Line Driver with 3-STATE Outputs

74VHCT540A Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHCT540A is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHCT540A is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHCT240A while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density. Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages. **Note 1:** Outputs in OFF-STATE

Features


- High Speed: t_{PD} = 5.4 ns (typ) at V_{CC} = 5V
- Low Power Dissipation: I_{CC} = 4 μA (max) at T_A = 25°C
 Power down protection is provided on all inputs and
- outputs
- Pin and function compatible with 74HCT540

Ordering Code:


Order Number	Package Number	Package Dissipation
74VHCT540AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT540ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT540AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT540AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description					
OE ₁ , OE ₂	3-STATE Output Enable Inputs					
l ₀ - l ₇	Inputs					
$\overline{O}_0 - \overline{O}_7$	3-STATE Outputs					

Truth Table

H = L =

		0			
	OE ₁	OE ₂	I	Outputs	
	L	L	н	L	
	Н	Х	Х	Z	
	Х	Н	Х	Z	
	L		L	Н	
HIGH Volta		X = Imm Z = High	naterial Impedanc	e	



Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	
(Note 3)	-0.5V to +7.0V
(Note 4)	$-0.5V$ to $V_{CC} + 0.5V$
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	
(Note 5)	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V _{CC})	4.5V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 4)	0V to V_{CC}
(Note 3)	0V to 5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=5.0V\pm0.5V$	0 ≈ 20 ns/V
Nete 2. Absolute Maximum Datings are values	howood which the device

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: When outputs are in OFF-STATE or when $V_{CC}=\text{OV}.$

Note 4: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 5: V_{OUT} <GND, V_{OUT} > V_{CC (outputs active)}.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Gymbol	i arameter	(V)	Min Typ		Max	Min 2.0	Max	Onita	Conditions		
V _{IH}	HIGH Level Input Voltage	4.5 – 5.5	2.0	2.0				V			
VIL	LOW Level Input Voltage	4.5 – 5.5			0.8		0.8	V			
V _{OH}	HIGH Level	4.5	4.4	4.5		4.4		V	$V_{IN} = V_{IH} \qquad I_{OH} = -50 \ \mu A$		
	Output Voltage	4.5	3.94			3.80		V	or V_{IL} $I_{OH} = -8 \text{ mA}$		
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH} I_{OL} = 50 \ \mu A$		
	Output Voltage	4.5			0.36		0.44	V	or V_{IL} I _{OL} = 8 mA		
I _{OZ}	3-STATE Output OFF-STATE Current	5.5			±0.25		±2.5	μΑ	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } GND$		
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V \text{ or GND}$		
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$		
Ісст	Maximum I _{CC/input}	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$ other inputs = V_{CC} or GND		
I _{OFF}	Output Leakage Current	0			0.5		5.0	μΑ	$V_{OUT} = 5.5V$		

Noise Characteristics

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		Units	Conditions		
Symbol	Falameter	(V)	Тур	Limits	Units	Conditions		
V _{OLP}	Quiet Output Maximum	5.0	1.2	1.6	V	C ₁ = 50 pF		
(Note 7)	Dynamic V _{OL}	5.0	1.2	1.0	v	0L - 30 pi		
V _{OLV}	Quiet Output Minimum	5.0	-1.2	1.6	V	C ₁ = 50 pF		
(Note 7)	Dynamic V _{OL}	5.0	-1.2	1.0	v	θL = 30 μ		
V _{IHD}	Minimum HIGH Level Dynamic	5.0		2.0	V	C ₁ = 50 pF		
(Note 7)	Input Voltage	5.0		2.0	v	θL = 30 μ		
V _{ILD}	Maximum HIGH Level Dynamic	5.0		0.8	V	C ₁ = 50 pF		
(Note 7)	Input Voltage	5.0		0.0	v	0L - 30 pi		
Note 7: Pa	rameter quaranteed by design					•		

Note 7: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		11-14-	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
t _{PLH}	Propagation Delay	5.0 ± 0.5		5.4	7.4	1.0	8.5	ne		C _L = 15 p
t _{PHL}	Time	5.0 ± 0.5		5.9	8.4	1.0	9.5	ns		$C_L = 50 p$
t _{PZL}	3-STATE Output	5.0 ± 0.5		8.3	11.3	1.0	13.0	ns	$R_I = 1 k\Omega$	$C_{L} = 15 p$ $C_{L} = 50 p$
t _{PZH}	Enable Time	5.0 ± 0.5		8.8	12.3	1.0	14.0	115	$K_{L} = 1 K_{22}$	$C_L = 50 p$
t _{PLZ}	3-STATE Output	5.0 ± 0.5		9.4	11.9	1.0	13.5	ns	$R_1 = 1 k\Omega$	C _ 50 p
t _{PHZ}	Disable Time		J±0.5 5.4 11.5 1.0 15.5	115	$K_{L} = 1 K_{22}$	$C_L = 50 \text{ p}$				
t _{OSLH}	Output to Output	5.0 ± 0.5			1.0		1.0	ns	(Note 8)	$C_1 = 50 p$
t _{OSHL}	Skew	5.0 ± 0.5			1.0		1.0	115	(14018-0)	CL = 30 p
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			9				pF	$V_{CC} = 5.0V$	
C _{PD}	Power Dissipation Capacitance			19				pF	(Note 9)	


 $\textbf{Note 8:} \text{ Parameter guaranteed by design. } t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; \ t_{OSLH} = |t_{PHLmax} - t_{PHLmin}|.$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per bit).


74VHCT540A



74VHCT540A



74VHCT540A



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.