



# Low-Voltage, Quad, SPST CMOS Analog Switches

MAX4610/MAX4611/MAX4612

## General Description

The MAX4610/MAX4611/MAX4612 are quad, low-voltage, single-pole/single-throw (SPST) analog switches. On-resistance (100Ω, max) is matched between switches to 4Ω, max and is flat (4Ω, max) over the specified signal range. Each switch handles V+ to GND analog signal levels. Maximum off-leakage current is only 1nA at T<sub>A</sub> = +25°C and 2nA at T<sub>A</sub> = +85°C.

The MAX4610 has four normally open (NO) switches, and the MAX4611 has four normally closed (NC) switches. The MAX4612 has two NO switches and two NC switches. These CMOS switches operate from a single +2V to +12V supply. All digital inputs have +0.8V and +2.4V logic thresholds, ensuring TTL/CMOS-logic compatibility when using a single +5V supply.

## Features

- ◆ Offered in Automotive Temperature Range (-40°C to +125°C)
- ◆ Guaranteed On-Resistance  
100Ω max (5V Supply)  
46Ω max (12V Supply)
- ◆ Guaranteed Match Between Channels (4Ω, max)
- ◆ Guaranteed Flatness Over Signal Range (18Ω, max)
- ◆ Off-Leakage Current Over Temperature <2nA at T<sub>A</sub> = +85°C
- ◆ >2kV ESD Protection per Method 3015.7
- ◆ Rail-to-Rail® Signal Handling
- ◆ TTL/CMOS-Logic Compatible

## Applications

- Battery-Operated Equipment
- Audio/Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Sample-and-Hold Circuits
- Communication Circuits

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4610CUD	0°C to +70°C	14 TSSOP
MAX4610CSD	0°C to +70°C	14 Narrow SO
MAX4610CPD	0°C to +70°C	14 Plastic DIP
MAX4610C/D	0°C to +70°C	Dice*
MAX4610EGE	-40°C to +85°C	16 QFN
MAX4610EUD	-40°C to +85°C	14 TSSOP
MAX4610ESD	-40°C to +85°C	14 Narrow SO
MAX4610EPD	-40°C to +125°C	14 Plastic DIP

Ordering Information continued at end of data sheet.

\*Contact factory for dice specifications.

## Pin Configurations/Truth Tables

**TOP VIEW**

**TSSOP/SO/DIP**

INPUT	SWITCH STATE
LOW	OFF
HIGH	ON

**QFN**

MAX4611/MAX4612 Pin Configurations/Truth Tables appear at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.



**For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at [www.maxim-ic.com](http://www.maxim-ic.com).**

# Low-Voltage, Quad, SPST CMOS Analog Switches

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND)

V+	-0.3V to +13V
IN_, COM_, NO_, NC_ (Note 1)	-0.3V to (V+ +0.3V)
Continuous Current (any terminal) (pulsed at 1ms, 10% duty cycle)	20mA
Peak Current (any terminal) (pulsed at 1ms, 10% duty cycle)	40mA
ESD per Method 3015.7	>2kV

Continuous Power Dissipation (TA = +70°C)

14-Pin TSSOP (derate 6.3mW/°C above +70°C)	500mW
14-Pin Narrow SO (derate 8.00mW/°C above +70°C)	640mW
14-Pin Plastic DIP (derate 10.00mW/°C above +70°C)	800mW
16-Pin QFN (derate 18.5mW/°C above +70°C)	1481mW
Operating Temperature Ranges	
MAX461_C_	0°C to +70°C
MAX461_E_	-40°C to +85°C
MAX461_A_	-40°C to +125°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Signals on NO\_, NC\_, COM\_, or IN\_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±10%, VIN\_H = 2.4V, VIN\_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
<b>ANALOG SWITCH</b>						
Analog Signal Range (Note 3)	VCOM_, VNO_, VNC_		0		V+	V
On-Resistance	RON	V+ = 4.5V, ICOM_ = 1mA, VNO_ = VNC_ = 3V	TA = +25°C	70	100	Ω
			TA = TMIN to TMAX		150	
On-Resistance Match Between Channels (Note 4)	ΔRON	V+ = 4.5V, ICOM_ = 1mA, VNO_ = VNC_ = 3V	TA = +25°C	1.0	4	Ω
			TA = TMIN to TMAX		8	
On-Resistance Flatness (Note 5)	RFLAT(ON)	V+ = 4.5V; ICOM_ = 1mA; VNO_ = VNC_ = 3V, 2V, 1V	TA = +25°C	12	18	Ω
			TA = TMIN to TMAX		25	
NO or NC Off-Leakage Current (Note 6)	INO(OFF)	V+ = 5.5V; VCOM_ = 1V, 4.5V; VNO_ = 4.5V, 1V	TA = +25°C	-0.1	0.1	nA
			TA = -40°C to +85°C	-2	2	
			TA = -40°C to +125°C	-30	30	
COM Off-Leakage Current (Note 6)	ICOM(OFF)	V+ = 5.5V; VCOM_ = 1V, 4.5V; VNO_ = VNC_ = 4.5V, 1V	TA = +25°C	-0.1	0.1	nA
			TA = -40°C to +85°C	-2	2	
			TA = -40°C to +125°C	-30	30	
COM On-Leakage Current (Note 6)	ICOM(ON)	V+ = 5.5V; VCOM_ = 1V, 4.5V; VNO_ = VNC_ = 1V, 4.5V, or floating	TA = +25°C	-0.2	0.2	nA
			TA = -40°C to +85°C	-4	4	
			TA = -40°C to +125°C	-30	30	

# Low-Voltage, Quad, SPST CMOS Analog Switches

MAX4610/MAX4611/MAX4612

## ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +5V ±10%, V<sub>IN\_H</sub> = 2.4V, V<sub>IN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS	
<b>LOGIC INPUT</b>							
Input Current with Input Voltage High	I <sub>IN_H</sub>	V <sub>IN_</sub> = 2.4V, all others = 0.8V	-0.1	0.001	0.1	μA	
Input Current with Input Voltage Low	I <sub>IN_L</sub>	V <sub>IN_</sub> = 0.8V, all others = 2.4V	-0.1	0.001	0.1	μA	
Input High Voltage	V <sub>IN_H</sub>		2.4	1.5		V	
Input Low Voltage	V <sub>IN_L</sub>			1.4	0.8	V	
<b>DYNAMIC</b> (Note 3)							
Turn-On Time	t <sub>ON</sub>	V <sub>COM_</sub> = 3V, Figure 2	T <sub>A</sub> = +25°C		35	60	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			80	
Turn-Off Time	t <sub>OFF</sub>	V <sub>COM_</sub> = 3V, Figure 2	T <sub>A</sub> = +25°C		15	20	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			30	
On-Channel Bandwidth	BW	Signal = 0dBm, Figure 4, 50Ω in and out	T <sub>A</sub> = +25°C		300		MHz
Charge Injection	V <sub>CTE</sub>	C <sub>L</sub> = 1.0nF, V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, Figure 3	T <sub>A</sub> = +25°C		1	5	pC
Off-Isolation (Note 7)	V <sub>ISO</sub>	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, f = 1MHz, Figure 4	T <sub>A</sub> = +25°C		-60		dB
Crosstalk (Note 8)	V <sub>CT</sub>	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, f = 1MHz, Figure 5	T <sub>A</sub> = +25°C		-80		dB
NO_ or NC_ Capacitance	C <sub>(OFF)</sub>	f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		16		pF
COM_ Off-Capacitance	C <sub>COM(OFF)</sub>	f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		16		pF
COM_ On-Capacitance	C <sub>COM(ON)</sub>	f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		23		pF
Total Harmonic Distortion	THD	600Ω IN and OUT, 20Hz to 20kHz, 2Vp-p	T <sub>A</sub> = +25°C		0.009		%
<b>SUPPLY</b>							
Power-Supply Range			2		12		V
Supply Current	I+	V <sub>IN</sub> = 0 or V+, all switches on or off	-1	0.001	1		μA

# Low-Voltage, Quad, SPST CMOS Analog Switches

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +3V, V<sub>IN\_H</sub> = 2.4V, V<sub>IN\_L</sub> = 0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range (Note 3)	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>			0		V+	V
On-Resistance	R <sub>ON</sub>	V+ = 2.7V, I <sub>COM_</sub> = 1mA, V <sub>NO_</sub> = V <sub>NC_</sub> = 1V	T <sub>A</sub> = +25°C	175	360		Ω
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		450		
On-Resistance Match Between Channels (Note 4)	ΔR <sub>ON</sub>	V+ = 2.7V, I <sub>COM_</sub> = 1mA, V <sub>NO_</sub> = V <sub>NC_</sub> = 1V	T <sub>A</sub> = +25°C	2	5		Ω
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		10		
NO_ or NC_ Off-Leakage Current (Notes 3, 6)	I <sub>NO(OFF)</sub>	V+ = 3.6V, V <sub>COM_</sub> = 0.5V, 3V; V <sub>NO_</sub> = V <sub>NC_</sub> = 3V, 0.5V	T <sub>A</sub> = +25°C	-0.1	0.1		nA
			T <sub>A</sub> = -40°C to +85°C	-2	2		
			T <sub>A</sub> = -40°C to +125°C	-30	30		
COM_ Off-Leakage Current (Notes 3, 6)	I <sub>COM(OFF)</sub>	V+ = 3.6V, V <sub>COM_</sub> = 0.5V, 3V; V <sub>NO_</sub> = V <sub>NC_</sub> = 3V, 0.5V	T <sub>A</sub> = +25°C	-0.1	0.1		nA
			T <sub>A</sub> = -40°C to +85°C	-2	2		
			T <sub>A</sub> = -40°C to +125°C	-30	30		
COM_ On-Leakage Current (Notes 3, 6)	I <sub>COM(ON)</sub>	V+ = 3.6V, V <sub>COM_</sub> = 0.5V, 3V; V <sub>NO_</sub> = V <sub>NC_</sub> = 0.5V, 3V, or floating	T <sub>A</sub> = +25°C	-0.2	0.2		nA
			T <sub>A</sub> = -40°C to +85°C	-4	4		
			T <sub>A</sub> = -40°C to +125°C	-30	30		
<b>LOGIC INPUTS</b>							
Input High Voltage	V <sub>IN_H</sub>			2.4	1.0		V
Input Low Voltage	V <sub>IN_L</sub>				1.0	0.5	V
<b>DYNAMIC</b> (Note 3)							
Turn-On Time	t <sub>ON</sub>	V <sub>COM_</sub> = 1.5V, Figure 2	T <sub>A</sub> = +25°C	50	90		ns
			T <sub>A</sub> = -40°C to +85°C		120		
			T <sub>A</sub> = -40°C to +125°C		140		
Turn-Off Time	t <sub>OFF</sub>	V <sub>COM_</sub> = 1.5V, Figure 2	T <sub>A</sub> = +25°C	30	45		ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		60		

# Low-Voltage, Quad, SPST CMOS Analog Switches

MAX4610/MAX4611/MAX4612

## ELECTRICAL CHARACTERISTICS—Single +12V Supply

(V+ = +12V, VIN\_H = 4V, VIN\_L = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range (Note 3)	VCOM_, VNO_, VNC_			0		V+	V
On-Resistance	RON	V+ = 12V, ICOM = 2mA, VNO_ = VNC_ = 10V	TA = +25°C	30	45		Ω
			TA = TMIN to TMAX		60		
<b>LOGIC INPUTS</b>							
Input High Voltage	VIN_H			4.0	2.8		V
Input Low Voltage	VIN_L				2.5	0.8	V
<b>SUPPLY</b>							
Positive Supply Current	I+	VIN_ = 0 or V+, all switches on or off		-1	0.001	1	μA

**Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

**Note 3:** Guaranteed by design.

**Note 4:**  $\Delta R_{ON} = R_{ON}(\text{max}) - R_{ON}(\text{min})$ .

**Note 5:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

**Note 6:** Leakage parameters are 100% tested at maximum-rated hot temperature and guaranteed by correlation at +25°C.










**Note 7:** Off-Isolation =  $20\log_{10}(V_{COM\_} / V_{NO\_})$ , VCOM\_ = output, VNO\_ = input to off switch.

**Note 8:** Between any two switches.

# Low-Voltage, Quad, SPST CMOS Analog Switches

## Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



# Low-Voltage, Quad, SPST CMOS Analog Switches

## Pin Description

MAX4610/MAX4611/MAX4612

PIN						NAME	FUNCTION
MAX4610		MAX4611		MAX4612			
TSSOP/SO/ DIP	QFN	TSSOP/SO/DIP	QFN	TSSOP/SO/DIP	QFN		
1, 3, 8, 11	1, 3, 8, 11	—	—	—	—	NO1–NO4	Analog Switch Normally Open Terminals
—	—	1, 3, 8, 11	1, 3, 8, 11	—	—	NC1–NC4	Analog Switch Normally Closed Terminals
—	—	—	—	1, 8	1, 8	NO1, NO3	Analog Switch Normally Open Terminals
—	—	—	—	3, 11	3, 11	NC2, NC4	Analog Switch Normally Closed Terminals
2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	COM1–COM4	Analog Switch Common Terminals
13, 5, 6, 12	14, 5, 6, 13	13, 5, 6, 12	14, 5, 6, 13	13, 5, 6, 12	14, 5, 6, 13	IN1–IN4	Logic-Control Digital Input
7	7	7	7	7	7	GND	Ground. Connect to digital ground.
—	12, 15	—	12, 15	—	12, 15	N.C.	No Connection. Not internally connected.
14	16	14	16	14	16	V+	Positive Analog and Digital-Supply Voltage Input. Internally connected to substrate.

## Applications Information

### Power-Supply Sequencing and Overvoltage Protection

Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals or logic inputs, especially if the analog or logic signals are not current limited. If this sequencing is not possible, and if the analog or logic inputs are not current limited to 20mA, add a small-signal diode (D1) as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases by a small amount at low supply voltages. Maximum supply voltage (V+) must not exceed 13V.

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. This can




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

be significant when low supply voltages (+5V or less) are used. With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN1 and IN2 all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

# Low-Voltage, Quad, SPST CMOS Analog Switches

Protection diodes D1 and D2 also protect against some overvoltage situations. With Figure 1's circuit, if the supply voltage is below the absolute maximum rating, and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result.

## Operating Considerations for High-Voltage Supply

The MAX4610/MAX4611/MAX4612 are pin-compatible with the industry-standard 74HC4066 and the MAX4066, and are optimized for +5V single-supply operation. The MAX4610 family is capable of +12V sin-

gle-supply operation with some precautions. The absolute maximum rating for V+ is +13.2V (referenced to GND). When operating near this region, bypass V+ with a minimum 0.1µF capacitor to ground as close to the IC as possible.

**Caution:** The absolute maximum V+ to V- differential voltage is 13.0V. Typical ±6V or 12V supplies with ±10% tolerances can be as high as 13.2V. This voltage can damage the MAX4610/MAX4611/MAX4612. Even ±5% tolerance supplies may have overshoot or noise spikes that exceed 13.0V.

## Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Charge Injection



# Low-Voltage, Quad, SPST CMOS Analog Switches

## Test Circuits/Timing Diagrams (continued)

MAX4610/MAX4611/MAX4612




Figure 4. Off-Isolation/On-Channel Bandwidth




Figure 5. Crosstalk






Figure 6. Channel Off/On-Capacitance

PART	TEMP RANGE	PIN-PACKAGE
MAX4610ASD	0°C to +70°C	-40°C to +125°C
<b>MAX4611</b> CUD	0°C to +70°C	14 TSSOP
MAX4611CSD	0°C to +70°C	14 Narrow SO
MAX4611CPD	0°C to +70°C	14 Plastic DIP
MAX4611C/D	0°C to +70°C	Dice*
MAX4611EGE	-40°C to +85°C	16 QFN
MAX4611EUD	-40°C to +85°C	14 TSSOP
MAX4611ESD	-40°C to +85°C	14 Narrow SO
MAX4611EPD	-40°C to +85°C	14 Plastic DIP
MAX4611AUD	-40°C to +125°C	14 TSSOP
MAX4611ASD	-40°C to +125°C	14 Narrow SO
<b>MAX4612</b> CUD	0°C to +70°C	14 TSSOP
MAX4612CSD	0°C to +70°C	14 Narrow SO
MAX4612CPD	0°C to +70°C	14 Plastic DIP
MAX4612C/D	0°C to +70°C	Dice*
MAX4612EUD	-40°C to +85°C	14 TSSOP
MAX4612ESD	-40°C to +85°C	14 Narrow SO
MAX4612EGE	-40°C to +85°C	16 QFN
MAX4612EPD	-40°C to +85°C	14 Plastic DIP
MAX4612AUD	-40°C to +125°C	14 TSSOP
MAX4612ASD	-40°C to +125°C	14 Narrow SO

\*Contact factory for dice specifications.

# Low-Voltage, Quad, SPST CMOS Analog Switches


## Pin Configurations/Truth Tables (continued)



# Low-Voltage, Quad, SPST CMOS Analog Switches

## Chip Topographies

MAX4610/MAX4611/MAX4612




( ) ARE FOR MAX4611

TRANSISTOR COUNT: 132

SUBSTRATE CONNECTED TO V+

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



# Low-Voltage, Quad, SPST CMOS Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.014	0.019	0.35	0.49
C	0.007	0.010	0.19	0.25
e	0.050 BSC		1.27 BSC	
E	0.150	0.157	3.80	4.00
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27

VARIATIONS:

DIM	INCHES		MILLIMETERS		N	MS012
	MIN	MAX	MIN	MAX		
D	0.189	0.197	4.80	5.00	8	AA
D	0.337	0.344	8.55	8.75	14	AB
D	0.386	0.394	9.80	10.00	16	AC

NOTES:  
 1. D&E DO NOT INCLUDE MOLD FLASH.  
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").  
 3. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").  
 4. CONTROLLING DIMENSION: MILLIMETERS.  
 5. MEETS JEDEC MS012.  
 6. N = NUMBER OF PINS.

DALLAS SEMICONDUCTOR  
 PROPRIETARY INFORMATION  
 TITLE: PACKAGE OUTLINE, .150" SOIC  
 APPROVAL: DOCUMENT CONTROL NO. 21-0041 REV. B 1/1

DIM	INCHES		MILLIMETERS		N	MS001
	MIN	MAX	MIN	MAX		
A	0.180	4.572			8	AB
A1	0.015	0.38			14	AC
A2	0.125	3.18	4.45		16	AA
A3	0.055	1.40	2.03		18	AD
B	0.015	0.222	0.381	0.56	20	AE
B1	0.045	0.665	1.14	1.65	24	AF
C	0.008	0.014	0.2	0.355	28	*5
D	0.348	0.390	8.84	9.91	8	AB
D	0.735	0.765	18.67	19.43	14	AC
D	0.745	0.765	18.92	19.43	16	AA
D	0.885	0.915	22.48	23.24	18	AD
D	1.015	1.045	25.78	26.54	20	AE
D	1.14	1.265	28.96	32.13	24	AF
D	1.360	1.380	34.54	35.05	28	*5
D1	0.005	0.080	0.13	2.03		
E	0.300	0.325	7.62	8.26		
E1	0.240	0.310	6.10	7.87		
e	0.100 BSC		2.54 BSC			
eA	0.300 BSC		7.62 BSC			
eB	0.400 BSC		10.16 BSC			
L	0.115	0.150	2.921	3.81		


NOTES:  
 1. D&E DO NOT INCLUDE MOLD FLASH  
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006")  
 3. CONTROLLING DIMENSION: MILLIMETER  
 4. MEETS JEDEC MS001-XX AS SHOWN IN ABOVE TABLE  
 5. SIMILAR TO JEDEC MO-058AB  
 6. N = NUMBER OF PINS

PACKAGE FAMILY OUTLINE: PDIP .300" 1/1 21-0043 D

# Low-Voltage, Quad, SPST CMOS Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



COMMON DIMENSIONS												
PKG	16L 5x5			20L 5x5			28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00
A3	0.20 REF.			0.20 REF.			0.20 REF.			0.20 REF.		
b	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
D1	4.75 BSC			4.75 BSC			4.75 BSC			4.75 BSC		
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E1	4.75 BSC			4.75 BSC			4.75 BSC			4.75 BSC		
e	0.80 BSC			0.65 BSC			0.50 BSC			0.50 BSC		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50
N	16			20			28			32		
ND	4			5			7			8		
NE	4			5			7			8		
P	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60
ϕ	0"			12"			0"			12"		

EXPOSED PAD VARIATIONS						
PKG CODE'S	DIE		E2		E3	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
G1655-3	2.95	3.10	3.25	2.95	3.10	3.25
G2055-1	2.55	2.70	2.85	2.55	2.70	2.85
G2055-2	2.95	3.10	3.25	2.95	3.10	3.25
G2855-1	2.55	2.70	2.85	2.55	2.70	2.85
G2855-2	2.95	3.10	3.25	2.95	3.10	3.25
G3255-1	2.95	3.10	3.25	2.95	3.10	3.25

**NOTES:**

- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
- DIMENSIONS & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
- N IS THE NUMBER OF TERMINALS.  
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
- MEETS JEDEC MO220; EXCEPT DIMENSION "b".
- APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).

**DALLAS SEMICONDUCTOR**      **MAXIM**  
 PROPRIETARY INFORMATION  
 TITLE: PACKAGE OUTLINE, 16,20,28,32L QFN, 5x5x0,90 MM  
 APPROVAL:      DOCUMENT CONTROL NO. 21-0091      REV. 1 1/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)