
SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

### features


- Supply Current of 40 μA (Max)
- Precision Supply Voltage Monitor
  - 2.0 V, 2.5 V, 3.3 V, 5.0 V
  - Other Versions on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating –3 ns (at V<sub>DD</sub> = 5 V)
   Max. Propagation Delay
- Manual Reset
- Battery Freshness Seal
- 14-Pin TSSOP Package
- Temperature Range . . . −40°C to 85°C

## typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment



## typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## description

The TPS3600 family of supervisory circuits monitor and control processor activity. In case of power-fail or brownout conditions, the backup-battery switchover function of TPS3600 allows to run a low-power processor and its peripherals from the installed backup battery without asserting a reset beforehand.


During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage (V<sub>DD</sub> or V<sub>BAT</sub>) becomes higher than V<sub>res</sub>. Thereafter, the supply voltage supervisor monitors V<sub>OUT</sub> and keeps  $\overline{\text{RESET}}$  output active as long as V<sub>OUT</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. This delay timer starts its time-out, after V<sub>OUT</sub> has risen above the threshold voltage (V<sub>IT</sub>). In case of a brownout or power failure of both supply sources, a voltage drop below the threshold voltage (V<sub>IT</sub>) get detected and the output becomes active (low) again.

The product spectrum is designed for supply voltages of 2 V, 2.5 V, 3.3 V, and 5 V. The circuits are available in a 14-pin TSSOP package. They are characterized for operation over a temperature range of –40°C to 85°C.

#### PACKAGE INFORMATION

TA	DEVICE NAME	
-40°C to 85°C	TPS3600D20	
	TPS3600D25	
	TPS3600D33	
	TPS3600D50	

## ordering information application specific versions (see Note)



	-
DEVICE NAME	NOMINAL VOLTAGE, V <sub>NOM</sub>
TPS3600x20 PW	2.0 V
TPS3600x25 PW	2.5 V
TPS3600x33 PW	3.3 V
TPS3600x50 PW	5.0 V

	NOMINAL BATTOK
DEVICE NAME	THRESHOLD VOLTAGE, VBOK
TPS3600Dxx PW	V <sub>IT</sub> + 7%
TPS3600Fxx PW <sup>†</sup>	V <sub>IT</sub> + 6%
TPS3600Hxx PW <sup>†</sup>	V <sub>IT</sub> + 8%
TPS3600Jxx PW <sup>†</sup>	V <sub>IT</sub> + 10%

<sup>†</sup> For the application specific versions, please contact the local TI sales office for availability and lead time.



SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

### **FUNCTION TABLES**

V <sub>DD</sub> > V <sub>SW</sub>	V <sub>OUT</sub> > V <sub>IT</sub>	V <sub>DD</sub> > V <sub>BAT</sub>	MSWITCH	MR	V <sub>OUT</sub>	BATTON	RESET	CEOUT
0	0	0	0	0	V <sub>BAT</sub>	1	0	DIS
0	0	0	0	1	V <sub>BAT</sub>	1	0	DIS
0	0	0	1	0	VBAT	1	0	DIS
0	0	0	1	1	V <sub>BAT</sub>	1	0	DIS
0	0	1	0	0	$V_{DD}$	0	0	DIS
0	0	1	0	1	$V_{DD}$	0	0	DIS
0	0	1	1	0	$V_{BAT}$	1	0	DIS
0	0	1	1	1	$V_{BAT}$	1	0	DIS
0	1	0	0	0	$V_{BAT}$	1	0	DIS
0	1	0	0	1	VBAT	1	1	EN
0	1	0	1	0	V <sub>BAT</sub>	1	0	DIS
0	1	0	1	1	$V_{BAT}$	1	1	EN
0	1	1	0	0	$V_{DD}$	0	0	DIS
0	1	1	0	1	$V_{DD}$	0	1	EN
0	1	1	1	0	VBAT	1	0	DIS
0	1	1	1	1	VBAT	1	1	EN
1	1	0	0	0	$V_{DD}$	0	0	DIS
1	1	0	0	1	$V_{DD}$	0	1	EN
1	1	0	1	0	$V_{BAT}$	1	0	DIS
1	1	0	1	1	$V_{BAT}$	1	1	EN
1	1	1	0	0	$V_{DD}$	0	0	DIS
1	1	1	0	1	$V_{DD}$	0	1	EN
1	1	1	1	0	V <sub>BAT</sub>	1	0	DIS
1	1	1	1	1	V <sub>BAT</sub>	1	1	EN

V <sub>BAT</sub> > V <sub>BOK</sub>	BATTOK
0	0
1	1

CONDITION: VOUT > VDD(min)

CEIN	CEOUT
0	0
1	1

CONDITION: Enabled


PFI > V <sub>PFI</sub>	PFO
0	0
1	1

CONDITION: V<sub>OUT</sub> > V<sub>DD(min)</sub>




SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## functional schematic



## timing diagram



NOTES: A. MSWITCH = 0,  $\overline{MR} = 1$ 

NOTES: B. Timing diagram shown under normal operation, not in freshness seal mode.

SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

### **Terminal Functions**

TERMIN	TERMINAL		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
BATTOK	9	0	Battery status output	
BATTON	6	0	Logic output/external bypass switch driver output	
CEIN	5	I	Chip-enable input	
CEOUT	10	0	Chip-enable output	
GND	3	1	Ground	
MR	11	1	Manual reset input	
MSWITCH	4	I	Manual switch to force device into battery-backup mode (connect to GND if not used)	
PFI	7	I	Power-fail comparator input (connect to GND if not used)	
PFO	8	0	Power-fail comparator output	
RESET	13	0	Active-low reset output	
VBAT	14	1	Backup-battery input	
$V_{DD}$	2	ĺ	Input supply voltage	
VOUT	1	0	Supply output	
WDI	12	ĺ	Watchdog timer input	

### detailed description

### battery freshness seal

The battery freshness seal of the TPS3600 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to  $V_{BAT}$  should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V<sub>BAT</sub> (V<sub>BAT</sub> > V<sub>BAT(min)</sub>)
- 2. Ground PFO
- Connect PFI to V<sub>DD</sub> or PFI > V<sub>(PFI)</sub>
- 4. Connect  $V_{DD}$  to power supply  $(V_{DD} > V_{IT})$
- 5. Ground MR
- 6. Power down V<sub>DD</sub>
- 7. The freshness seal mode is entered and pins  $\overline{PFO}$  and  $\overline{MR}$  can be disconnected.

The battery freshness seal mode is disabled by the positive-going edge of RESET when V<sub>DD</sub> is applied.

### **BATTOK** output

This is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 K $\Omega$  and a measure cycle on-time of 25  $\mu$ s. This measurement cycle starts after the reset is released. If the battery voltage V<sub>BAT</sub> is below the negative-going threshold voltage V<sub>(BOK)</sub>, the indicator BATTOK does a high-to-low transition. Otherwise, its status remains to the V<sub>OUT</sub> level.

**Table 1. Typical Values for BATTOK Indication** 

SUPERVISOR TYPE	V <sub>IT</sub> TYP	V <sub>BOK</sub> MIN	V <sub>BOK</sub> TYP	V <sub>BOK</sub> MAX
TPS3600D20	1.78 V	1.84 V	1.91 V	1.97 V
TPS3600D25	2.22 V	2.3 V	2.38 V	2.46 V
TPS3600D33	2.93 V	3.04 V	3.14 V	3.24 V
TPS3600D50	4.40 V	4.56 V	4.71 V	4.86 V



## detailed description (continued)




Figure 1. BATTOK Timing

## chip-enable signal gating

The internal gating of chip-enable signals (CE) prevents erroneous data from corrupting CMOS RAM during an under-voltage condition. The TPS3600 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables the TPS3600 devices to be used with most processors.

The CE transmission gate is disabled and  $\overline{\text{CEIN}}$  is high impedance (disable mode) while reset is asserted. During a power-down sequence when  $V_{DD}$  crosses the reset threshold, the CE transmission gate will be disabled and  $\overline{\text{CEIN}}$  immediately becomes high impedance if the voltage at  $\overline{\text{CEIN}}$  is high. If  $\overline{\text{CEIN}}$  is low during reset is asserted, the CE transmission gate will be disabled same time when  $\overline{\text{CEIN}}$  goes high, or 15  $\mu$ s after reset asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the CE transmission gate is enabled, the impedance of  $\overline{\text{CEIN}}$  appears as a resistor in series with the load at  $\overline{\text{CEOUT}}$ . The overall device propagation delay through the CE transmission gate depends on  $V_{OUT}$ , the source impedance of the device connected to  $\overline{\text{CEIN}}$  and the load at  $\overline{\text{CEOUT}}$ . To achieve minimum propagation delay, the capacitive load at  $\overline{\text{CEOUT}}$  should be minimized, and a low-output-impedance driver be used.

During disable mode, the transmission gate is off and an active pullup connects  $\overline{\text{CEOUT}}$  to  $V_{\text{OUT}}$ . This pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing

SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## detailed description (continued)

## power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of  $\underline{1.15}$  V. If the input voltage falls below the power-fail threshold,  $V_{(PFI)}$ , of 1.15 V typical, the power-fail output (PFO) goes low. If it goes above  $V_{(PFI)}$  plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{(PFI)}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage.

If the power-fail comparator is unused, connect PFI to ground and leave PFO unconnected.

### **BATTON**

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition it can be also used as a logic output to indicate the battery switchover status. BATTON is high when  $V_{OLIT}$  is connected to  $V_{BAT}$ .

BATTON can be directly connected to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. When using a PMOS transistor, it must be connected backwards from the traditional method (see Figure 3). This method orients the body diode from  $V_{DD}$  to  $V_{OUT}$  and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON

### backup-battery switchover

In the event of a brownout or power failure, it may be necessary to keep a processor running. If a backup battery is installed at  $V_{BAT}$ , the devices automatically connect the processor to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , this family of supervisors will not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 2- $\Omega$  switch) when  $V_{OUT}$  falls below  $V_{(SWN)}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or when  $V_{DD}$  rises above the threshold  $V_{(SWP)}$ . (See the timing diagram)

V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>DD</sub> > V <sub>(SW)</sub>	Vout
1	1	$V_{DD}$
1	0	$V_{DD}$
0	1	$V_{DD}$
0	0	$V_{BAT}$



## detailed description (continued)

## manual switchover (MSWITCH)

While operating in the normal mode from  $V_{DD}$ , the device can be manually forced to operate in the battery-backup mode by connecting MSWITCH to  $V_{DD}$ . The table below shows the different switchover modes.

	MSWITCH	STATUS	
Van mode	GND	V <sub>DD</sub> mode	
V <sub>DD</sub> mode	$V_{DD}$	Switch to battery-backup mode	
Pottory bookup mode	GND	Battery-backup mode	
Battery-backup mode	$V_{DD}$	Battery-backup mode	

If the manual switchover feature is not used, MSWITCH must be connected to ground.

### watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure the correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or the DSP have to toggle the watchdog input within typically 0.8 s to avoid a time-out from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected the watchdog is disabled and will be retriggered internally.

## saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. 5 V/40  $k\Omega \approx 125 \,\mu$ A can flow into WDI.




Figure 4. Watchdog Timing



SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage: V <sub>DD</sub> (	see Note1)	
	ner pins (see Note 1)	
Continuous output curre	ent at V <sub>OUT</sub> : I <sub>O</sub>	300 mA
	All other pins, IO	±10 mA
Continuous total power	dissipation	See Dissipation Rating Table
Operating free-air temp	erature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature ra	nge, T <sub>sta</sub>	
Lead temperature solde	ering 1.6 mm (1/16 inch) from case for 10 second	ls

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PW	700 mW	5.6 mW/°C	448 mW	364 mW

## recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, V <sub>I</sub>	0	V <sub>OUT</sub> + 0.3	V
High-level input voltage, VIH	0.7 x V <sub>OUT</sub>		V
Low-level input voltage, all other pins, V <sub>IL</sub>		0.3 x VOUT	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>		200	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t/\Delta V$		100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>BAT</sub>		34	mV/μs
Operating free-air temperature range, TA	-40	85	°C



NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RESET,	$V_{OUT} = 2.0 \text{ V},  I_{OH} = -400 \mu\text{A}$	V <sub>OUT</sub> – 0.2 V			
		BATTOK,	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -2 \text{ mA}$	V 0.4V			
		BATTON	$V_{OUT} = 5.0 \text{ V},  I_{OH} = -3 \text{ mA}$	VOUT - 0.4 V			
			$V_{OUT} = 1.8 \text{ V},  I_{OH} = -20 \mu\text{A}$	V <sub>OUT</sub> – 0.3 V			
	l ligh lovel evenue	PFO	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -80 \mu\text{A}$	V 0.4.V			
VOH	High-level output voltage		$V_{OUT} = 5.0 \text{ V},  I_{OH} = -120 \mu\text{A}$	V <sub>OUT</sub> – 0.4 V			V
	Tomage	CEOUT	$V_{OUT} = 2.0 \text{ V}, I_{OH} = -1 \text{ mA}$	V <sub>OUT</sub> – 0.2 V			
		Enable mode	$V_{OUT} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$	V <sub>OUT</sub> – 0.3 V			
		CEIN = V <sub>OUT</sub>	$V_{OUT} = 5.0 \text{ V}, I_{OH} = -5 \text{ mA}$	VOUT = 0.3 V			
		CEOUT Disable mode	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -0.5 \text{ mA}$	V <sub>OUT</sub> – 0.4 V			
		RESET,	$V_{OUT} = 2.0 \text{ V}, I_{OL} = 400 \mu\text{A}$			0.2	
		PFO,	V <sub>OUT</sub> = 3.3 V, I <sub>OL</sub> = 2 mA			0.4	
		BATTOK	V <sub>OUT</sub> = 5.0 V, I <sub>OL</sub> = 3 mA			0.4	
		BATTON	V <sub>OUT</sub> = 1.8 V, I <sub>OL</sub> = 500 μA			0.2	
VOL	Low-level output voltage		$V_{OUT} = 3.3 \text{ V},  I_{OL} = 3 \text{ mA}$			0.4	V
			$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.4	
		CEOUT Enable mode	$V_{OUT} = 2.0 \text{ V}, I_{OL} = 1 \text{ mA}$			0.2	
			$V_{OUT} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$			0.3	
		CEIN = 0 V	$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.3	
V <sub>res</sub>	Power-up reset voltag	e (see Note 2)	V <sub>BAT</sub> > 1.1 V OR V <sub>DD</sub> > 1.4 V, I <sub>OL</sub> = 20 μA			0.4	V
			$I_O = 5 \text{ mA},  V_{DD} = 1.8 \text{ V}$	V <sub>DD</sub> – 50 mV			
	Normal mode		$I_O = 75 \text{ mA},  V_{DD} = 3.3 \text{ V}$	V <sub>DD</sub> – 150 mV			
VOUT			$I_O = 150 \text{ mA},  V_{DD} = 5 \text{ V}$	V <sub>DD</sub> – 250 mV			V
	Dettemple advanced		$I_{O} = 4 \text{ mA}, V_{BAT} = 1.5 \text{ V}$	V <sub>BAT</sub> – 50 mV			
	Battery-backup mode		$I_O = 75 \text{ mA},  V_{BAT} = 3.3 \text{ V}$	V <sub>BAT</sub> – 150 mV			
F	V <sub>DD</sub> to V <sub>OUT</sub> on-resis	stance	V <sub>DD</sub> = 3.3 V		1	2	Ω
<sup>r</sup> ds(on)	VBAT to VOUT on-res	istance	V <sub>BAT</sub> = 3.3 V		1	2	22
		TPS3600x20		1.74	1.78	1.82	
		TPS3600x25 tive-going input TPS3600x30		2.17	2.22	2.27	
VIT	Negative-going input threshold voltage			2.57	2.63	2.69	
		TPS3600x33	$T_A = -40^{\circ}C$ to $85^{\circ}C$	2.87	2.93	2.99	V
	(see Notes 3 and 4)	7 11 03000000		4.31	4.40	4.49	
V(PFI)	]	PFI		1.13	1.15	1.17	
V <sub>(BOK)</sub>		TPS3600Dxx		V <sub>IT</sub> + 5.8%	V <sub>IT</sub> + 7.1%	V <sub>IT</sub> + 8.3%	
V(SWN)	Battery switch threshonegative-going VOUT			V <sub>IT</sub> + 1%	V <sub>IT</sub> + 2%	V <sub>IT</sub> + 3.2%	V

4. Voltage is sensed at VOLIT

NOTES: 2. The lowest supply voltage at which RESET becomes active. t<sub>r(VDD)</sub> ≥ 15 μs/V.
 3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near the supply terminal.

SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

	PARAMETER		TEST CO	ONDITIONS	MIN TYP	MAX	UNIT
			1.65 V < V <sub>IT</sub> <	< 2.5 V	20	)	
		VIT	2.5 V < V <sub>IT</sub> < 3.5 V		40	)	
			3.5 V < V <sub>IT</sub> <	5.5 V	50	)	
			1.65 V < V <sub>(BC)</sub>		30	)	
		BATTOK	2.5 V < V <sub>(BOI</sub>	K) < 3.5 V	60	)	
$V_{hys}$	Hysteresis		3.5 V < V <sub>(BOI</sub>	K) < 5.5 V	100	)	mV
		PFI			12	<u>)</u>	
		V <sub>(BSW)</sub>	$V_{DD} = 1.8 \text{ V}$		66	5	
			1.65 V < V <sub>(SV</sub>	<sub>VN)</sub> < 2.5 V	85	5	
		V(SWN)	2.5 V < V <sub>(SW</sub>	N) < 3.5 V	100	)	
			3.5 V < V <sub>(SW</sub>	N) < 5.5 V	110	)	
l	High-level input current	WDI (see Note 5)	$WDI = V_{DD} =$	5 V		150	
ΊΗ	r light-level input current	MR	$\overline{\text{MR}} = 0.7 \times V_{\text{I}}$	DD, $VDD = 5 V$	-33	-76	μA
i	Low-level input current	WDI (see Note 5)	WDI = 0 V,	$V_{DD} = 5 V$		-150	μΛ
IIL.	Low level input current	MR	$\overline{MR} = 0 \text{ V},$	$V_{DD} = 5 V$	-110	-255	
կ	Input current	PFI, MSWITCH	$V_I < V_{DD}$		-25	25	nA
			PFO = 0 V,	V <sub>DD</sub> = 1.8 V		-0.3	
los	Short-circuit current	PFO	$\overline{PFO} = 0  V,$	$V_{DD} = 3.3 \text{ V}$		-1.1	mA
			$\overline{PFO} = 0  V,$	$V_{DD} = 5 V$		-2.4	
la a	V <sub>DD</sub> supply current		VOUT = VDD			40	μА
IDD	VDD supply current		V <sub>OUT</sub> = V <sub>BA</sub>	Γ		8	μΑ
1,-,-	V cupply current		$V_{OUT} = V_{DD}$ $-0.1$		0.1		
I(BAT)	V <sub>BAT</sub> supply current		V <sub>OUT</sub> = V <sub>BA</sub>	Γ		40	μΑ
I <sub>lkg</sub>	CEIN leakage current		Disable mode	$V_{I} < V_{DD}$		±1	μΑ
Ci	Input capacitance		$V_{I} = 0 V \text{ to } 5.0$	) V		5	pF

NOTE 5: For details on how to optimize current consumption when using WDI, see the detailed description section.



SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## timing requirements at R $_L$ = 1 M $\Omega,\,C_L$ = 50 pF, $T_A$ = $-40^{\circ}C$ to 85 $^{\circ}C$

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}$	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	5	1		μs
t <sub>w</sub> Pulse width	MR	/ > \/ + 0.2 \/ \/\ 0.2 x \/ \/\ 0.7 x \/	100			no	
	W Fuise width	WDI	$V_{DD} > V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns

## switching characteristics at R $_L$ = 1 M $\Omega,$ C $_L$ = 50 pF, T $_A$ = $-40^{\circ}C$ to 85 $^{\circ}C$

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> d			$\frac{V_{DD}}{MR} \ge V_{IT} + 0.2 \text{ V},$ $MR \ge 0.7 \text{ x } V_{DD},$ See timing diagram	60	100	140	ms
t(tout)	Watchdog time-out		V <sub>DD</sub> > V <sub>IT</sub> + 0.2 V, See timing diagram	0.48	0.8	1.12	s
<sup>t</sup> PLH	Propagation (delay) time, low-to-high-level output	50% RESET to 50% CEOUT	V <sub>OUT</sub> = V <sub>IT</sub>		15		μs
	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	μs
		PFI to PFO	$V_{IL} = V_{(PFI)} - 0.2 \text{ V},$ $V_{IH} = V_{(PFI)} + 0.2 \text{ V}$		3	5	μs
<sup>t</sup> PHL		MR to RESET	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \text{ x } V_{DD},$ $V_{IH} = 0.7 \text{ x } V_{DD}$		0.1	1	μs
			V <sub>DD</sub> = 1.8 V		5	15	ns
		50% CEIN to 50% CEOUT CL = 50 pF only (see Note 6)	V <sub>DD</sub> = 3.3 V		1.6	5	ns
			V <sub>DD</sub> = 5 V		1	3	ns
	Transition time	V <sub>DD</sub> to BATTON	V <sub>IL</sub> = V <sub>BAT</sub> - 0.2 V, V <sub>IH</sub> = V <sub>BAT</sub> + 0.2 V, V(BAT) < V <sub>IT</sub>			3	μs


NOTE 6: Ensured by design.

## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
	Static Drain-source on-state resistance V <sub>DD</sub> to V <sub>OUT</sub>	us Output surrent	5
r <sub>DS(on)</sub>	Static Drain-source on-state resistance V <sub>BAT</sub> to V <sub>OUT</sub>	vs Output current	6
, ,	Static Drain-source on-state resistance	vs Chip enable input voltage	7
l <sub>DD</sub>	Supply current	vs Supply voltage	8, 9
VIT	Normalized threshold voltage	vs Free-air temperature	10
	High-level output voltage at RESET		11, 12
Vон	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT		15, 16, 17, 18
	Low-level output voltage at RESET		19, 20
$V_{OL}$	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
	Low-level output voltage at BATTON	1	23, 24
t / · ›	Minimum Pulse Duration at V <sub>DD</sub>	vs Threshold voltage overdrive at V <sub>DD</sub>	25
<sup>t</sup> p(min)	Minimum Pulse Duration at PFI	vs Threshold voltage overdrive at PFI	26













Figure 6















## HIGH-LEVEL OUTPUT VOLTAGE AT PFO **HIGH-LEVEL OUTPUT CURRENT** V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5 $T_A = -40^{\circ}C$ $T_A = 25^{\circ}C$ 4 $T_A = 0^{\circ}C$ 3 T<sub>A</sub> = 85°C 2 V<sub>DD</sub> = 5.5 V V<sub>BAT</sub> = GND MSWITCH = GND 0 0 -0.5-1.5 -2 -2.5IOH - High-Level Output Current - mA Figure 13

## 5.55 **Expanded View** V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5.50 $T_A = -40^{\circ}C$ 5.45 T<sub>A</sub> = 25°C $T_A = 0^{\circ}C$ 5.40 5.35 5.30 T<sub>A</sub> = 85°C 5.25 $V_{DD} = 5.5 V$ 5.20 PFI = 1.4 V $V_{BAT} = GND$ 5.15 MSWITCH = GND 5.10 -20 -40 -60 -80 -100 -120 -140 -160 -180 -200 IOH - High-Level Output Current - μA Figure 14

HIGH-LEVEL OUTPUT VOLTAGE AT PFO

HIGH-LEVEL OUTPUT CURRENT


## HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT **HIGH-LEVEL OUTPUT CURRENT** 3.5 V<sub>(CEIN)</sub>= 3.3 V **Enable Mode** V<sub>OH</sub> - High-Level Output Voltage at CEOUT - V $V_{DD} = 5 V$ MSWITCH = GND 3 $T_A = -40^{\circ}C$ 2.5 T<sub>A</sub> = 25°C 2 $T_A = 0^{\circ}C$ 1.5 1 T<sub>A</sub> = 85°C 0.5 0 -10 -70 -90 <del>-\</del>110 -130 IOH - High-Level Output Current - mA Figure 15



## HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT **HIGH-LEVEL OUTPUT CURRENT** 3.5 VOH - High-Level Output Voltage at CEOUT 3 T<sub>A</sub> = -40°C 2.5 TA = 25°C $T_A = 0^{\circ}C$ 2 1.5 T<sub>A</sub> = 85°C **Disable Mode** V(CEIN) = open $V_{DD} = 1.65 \text{ V}$ 0.5 MSWITCH = GND 0 -1.5 -2 -2.5 0 -3.5-4 -4.5IOH - High-Level Output Current - mA

## LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT

Figure 17



## HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT vs HIGH-LEVEL OUTPUT CURRENT




Figure 18

## LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT






Figure 20

## LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




## LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT




## LOW-LEVEL OUTPUT VOLTAGE AT BATTON

#### vs LOW-LEVEL OUTPUT CURRENT



## LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT



# TPS3600D50 MINIMUM PULSE DURATION AT $V_{DD}$ vs THRESHOLD OVERDRIVE AT $V_{DD}$




Figure 25

## TPS3600D50 MINIMUM PULSE DURATION AT PFI

## THRESHOLD OVERDRIVE AT PFI 5 4.6 $V_{DD} = 1.65 V$ Minimum Pulse Duration at PFI – $\mu\,\text{s}$ 4.2 3.8 3.4 3 2.6 2.2 1.8 1.4 1 0.6 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 Threshold Overdrive at PFI - V

Figure 26


SLVS336A - DECEMBER 2000 - REVISED APRIL 2001

## **MECHANICAL DATA**

## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com