

# 256/512 /1K /2K/4K x 9 Asynchronous FIFO

#### **Features**

- Asynchronous first-in first-out (FIFO) buffer memories
- 256 x 9 (CY7C419)
- 512 x 9 (CY7C421)
- 1K x 9 (CY7C425)
- 2K x 9 (CY7C429)
- 4K x 9 (CY7C433)
- Dual-ported RAM cell
- High-speed 50.0-MHz read/write independent of depth/width
- Low operating power: I<sub>CC</sub> = 35 mA
- Empty and Full flags (Half Full flag in standalone)
- TTL compatible
- Retransmit in standalone
- Expandable in width
- PLCC, 7x7 TQFP, SOJ, 300-mil and 600-mil DIP
- Pin compatible and functionally equivalent to IDT7200, IDT7201, IDT7202, IDT7203, IDT7204, AM7200, AM7201, AM7202, AM7203, and AM7204

### **Functional Description**

The CY7C419, CY7C420/1, CY7C424/5, CY7C428/9, and CY7C432/3 are first-in first-out (FIFO) memories offered in 600-mil wide and 300-mil wide packages. They are, respectively, 256, 512, 1,024, 2,048, and 4,096 words by 9-bits wide.

Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.


The read and write operations may be asynchronous; each can occur at a rate of 50.0 MHz. The write operation occurs when the write ( $\overline{W}$ ) signal is LOW. Read occurs when read ( $\overline{R}$ ) goes LOW. The nine data outputs go to the high-impedance state when  $\overline{R}$  is HIGH.

A Half Full (HF) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out (XO) information that is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFOs to retransmit the data. Read enable ( $\overline{R}$ ) and write enable ( $\overline{W}$ ) must both be HIGH during retransmit, and then  $\overline{R}$  is used to access the data.

The CY7C419, CY7C420, CY7C421, CY7C424, CY7C425, CY7C428, CY7C429, CY7C432, and CY7C433 are fabricated using an advanced 0.65-micron P-well CMOS technology. Input ESD protection is greater than 2000V and latch-up is prevented by careful layout and guard rings.





### **Selection Guide**

7C419–10	7C419–15			7C419–30	7C419–40	
		7C420-20	7C420-25		7C420-40	7C420-65
7C421–10	7C421–15	7C421–20	7C421–25	7C421–30	7C421-40	7C421-65
		7C424–20	7C424–25	7C424-30	7C424-40	7C424-65
7C425–10	7C425–15	7C425–20	7C425–25	7C425–30	7C425-40	7C425-65
		7C428–20				7C428-65
7C429–10	7C429–15	7C429–20	7C429–25	7C429–30	7C429–40	7C429-65
			7C432–25		7C432-40	
7C433–10	7C433–15	7C433–20	7C433–25	7C433–30	7C433-40	7C433-65
50	40	33.3	28.5	25	20	12.5
10	15	20	25	30	40	65
35	35	35	35	35	35	35
	7C421–10 7C425–10 7C429–10 7C433–10 50 10	7C421-10 7C421-15   7C425-10 7C425-15   7C429-10 7C429-15   7C433-10 7C433-15   50 40   10 15	7C421-10     7C421-15     7C421-20       7C421-10     7C421-15     7C421-20       7C425-10     7C425-15     7C425-20       7C429-10     7C429-15     7C428-20       7C433-10     7C433-15     7C433-20       50     40     33.3       10     15     20	7C420-20     7C420-25       7C421-10     7C421-15     7C421-20     7C421-25       7C425-10     7C425-15     7C424-20     7C424-25       7C425-10     7C425-15     7C428-20     7C429-25       7C429-10     7C429-15     7C429-20     7C429-25       7C433-10     7C433-15     7C433-20     7C433-25       50     40     33.3     28.5       10     15     20     25	7C420-20     7C420-25       7C421-10     7C421-15     7C421-20     7C421-25     7C421-30       7C425-10     7C425-15     7C424-20     7C424-25     7C424-30       7C425-10     7C425-15     7C425-20     7C425-25     7C425-30       7C429-10     7C429-15     7C429-20     7C429-25     7C429-30       7C433-10     7C433-15     7C433-20     7C433-25     7C433-30       50     40     33.3     28.5     25       10     15     20     25     30	Number     Numer     Numer     Numer

### **Maximum Rating**

(Above which the useful life may be impaired. For user guide-lines, not tested.)  $% \label{eq:constraint}$ 

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V

	age Applied to Z State		–0	.5V to +7.0V
DC Inpu	ut Voltage		0	.5V to +7.0V
Power D	Dissipation			1.0W
Output (	Current, into C	Dutputs (LOW	')	20 mA
Static D (per MIL	ischarge Volta STD-883, N	age Method 3015)		>2000V
Latch-U	p Current			>200 mA



## **Operating Range**

Range	• · · · ·		
Commercial	0°C to + 70°C	5V ± 10%	
Industrial	–40°C to +85°C	5V ± 10%	
Military	–55°C to +125°C	5V ± 10%	

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>

			7C419–10 7C420/1–10, 15, 7C424/5–10, 15, 7C428/9–10, 15, 7C432/3–10, 15,		
Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$	24		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Com'l	2.0	V <sub>CC</sub>	V
		Mil/Ind	2.2	V <sub>CC</sub>	]
V <sub>IL</sub>	Input LOW Voltage		Note 3	0.8	V
IIX	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-10	+10	μA
l <sub>oz</sub>	Output Leakage Current	$\overline{R} \ge V_{IH}$ , GND $\le V_O \le V_{CC}$	-10	+10	μA
l <sub>os</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-90	mA

## Electrical Characteristics Over the Operating Range<sup>[2]</sup> (continued)

				7C42 7C42 7C42 7C42 7C43	9–10 21–10 25–10 29–10 33–10	7C42 7C42 7C42 7C42 7C43	9–15 21–15 25–15 29–15 33–15	7C42 7C42 7C42 7C42 7C42 7C42 7C43	20–20 21–20 24–20 25–20 28–20 29–20	7C42 7C42 7C42 7C42 7C42 7C43 7C43	20–25 21–25 24–25 25–25 29–25 32–25 33–25	
Parameter	Description	Test Cond	ditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Com'l		85		65		55		50	mA
		l <sub>OUT</sub> = 0 mA f = f <sub>MAX</sub>	Mil/Ind				100		90		80	
I <sub>CC1</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA F = 20 MHz	Com'l		35		35		35		35	mA
I <sub>SB1</sub>	Standby Current	All Inputs =	Com'l		10		10		10		10	mA
	V <sub>IH</sub> Min.	Mil/Ind				15		15		15		
I <sub>SB2</sub>	Power-Down Current		Com'l		5		5		5		5	mA
		V <sub>CC</sub> –0.2V	Mil/Ind				8		8		8	

Notes:

T<sub>A</sub> is the "instant on" case temperature.
See the last page of this specification for Group A subgroup testing information.
V<sub>IL</sub> (Min.) = -2.0V for pulse durations of less than 20 ns.
For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.



## Electrical Characteristics Over the Operating Range<sup>[2]</sup> (continued)

				7C419–30 7C421–30 7C424–30 7C425–30 7C429–30 7C433–30		21–30 24–30 25–30 29–30	7C419-40 7C420-40 7C421-40 7C424-40 7C425-40 7C429-40 7C432-40 7C433-40		7C420-65 7C421-65 7C424-65 7C425-65 7C428-65 7C429-65 7C433-65		
Parameter	Description	Test Cond	litions	Min.	Max.	Min.	Max.	Min.	Max.	Units	
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Com'l		40		35		35	mA	
		l <sub>OUT</sub> = 0 mA f = f <sub>MAX</sub>	Mil/Ind		75		70		65		
I <sub>CC1</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA F = 20 MHz	Com'l		35		35		35	mA	
I <sub>SB1</sub>	Standby Current	All Inputs =	Com'l		10		10		10	mA	
		V <sub>IH</sub> Min.	Mil		15		15		15		
I <sub>SB2</sub>	Power-Down Current	All Inputs ≥	Com'l		5		5		5	mA	
1		V <sub>CC</sub> –0.2V	Mil		8		8		8		


## Capacitance<sup>[5]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{\rm CC} = 4.5 V$	6	рF

Note:

5. Tested initially and after any design or process changes that may affect these parameters.

### AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT 200Ω OUTPUT • • • 2V



## Switching Characteristics Over the Operating Range<sup>[6, 7]</sup>

		7C41	9–10	7C41	9–15					
		704	21–10		21–15		20–20 21–20		20–25 21–25	
						7C42	24–20	7C42	24–25	
		7C42	25–10	7C425–15		7C425–20 7C428–20		7C42	25–25	
		7C42	7C429–10		7C429–15		29-20	7C429–25 7C432–25		
		7C43	33–10	7C43	33–15	7C43	3–20		3–25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time	20		25		30		35		ns
t <sub>A</sub>	Access Time		10		15		20		25	ns
t <sub>RR</sub>	Read Recovery Time	10		10		10		10		ns
t <sub>PR</sub>	Read Pulse Width	10		15		20		25		ns
t <sub>LZR</sub> [5,8]	Read LOW to Low Z	3		3		3		3		ns
t <sub>DVR</sub> [8,9]	Data Valid After Read HIGH	5		5		5		5		ns
t <sub>HZR</sub> [5,8,9]	Read HIGH to High Z		15		15		15		18	ns
t <sub>WC</sub>	Write Cycle Time	20		25		30		35		ns
t <sub>PW</sub>	Write Pulse Width	10		15		20		25		ns
t <sub>HWZ</sub> [5,8]	Write HIGH to Low Z	5		5		5		5		ns
t <sub>WR</sub>	Write Recovery Time	10		10		10		10		ns
t <sub>SD</sub>	Data Set-Up Time	6		8		12		15		ns
t <sub>HD</sub>	Data Hold Time	0		0		0		0		ns
t <sub>MRSC</sub>	MR Cycle Time	20		25		30		35		ns
t <sub>PMR</sub>	MR Pulse Width	10		15		20		25		ns
t <sub>RMR</sub>	MR Recovery Time	10		10		10		10		ns
t <sub>RPW</sub>	Read HIGH to MR HIGH	10		15		20		25		ns
t <sub>WPW</sub>	Write HIGH to MR HIGH	10		15		20		25		ns
t <sub>RTC</sub>	Retransmit Cycle Time	20		25		30		35		ns
t <sub>PRT</sub>	Retransmit Pulse Width	10		15		20		25		ns
t <sub>RTR</sub>	Retransmit Recovery Time	10		10		10		10		ns

Notes:

Notes:
Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance, as in part (a) of AC Test Load and Waveforms, unless otherwise specified.
See the last page of this specification for Group A subgroup testing information.
t<sub>HZR</sub> transition is measured at +200 mV from V<sub>OL</sub> and -200 mV from V<sub>OH</sub>. t<sub>DVR</sub> transition is measured at the 1.5V level. t<sub>HWZ</sub> and t<sub>LZR</sub> transition is measured at ±100 mV from the steady state.
t<sub>HZR</sub> and t<sub>DVR</sub> use capacitance loading as in part (b) of AC Test Load and Waveforms.



		7C42 7C42 7C42	9–10 21–10 25–10 29–10 33–10	7C419–15 7C421–15 7C425–15 7C429–15 7C433–15		7C42 7C42 7C42 7C42 7C42 7C42	7C421–20 7C424–20 7C425–20 7C425–20 7C428–20 7C429–20 7C429–20 7C429–20 7C429–20		20–25 21–25 24–25 25–25 29–25 32–25 33–25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>EFL</sub>	MR to EF LOW		20		25		30		35	ns
t <sub>HFH</sub>	MR to HF HIGH		20		25		30		35	ns
t <sub>FFH</sub>	MR to FF HIGH		20		25		30		35	ns
t <sub>REF</sub>	Read LOW to EF LOW		10		15		20		25	ns
t <sub>RFF</sub>	Read HIGH to FF HIGH		10		15		20		25	ns
t <sub>WEF</sub>	Write HIGH to EF HIGH		10		15		20		25	ns
t <sub>WFF</sub>	Write LOW to FF LOW		10		15		20		25	ns
t <sub>WHF</sub>	Write LOW to HF LOW		10		15		20		25	ns
t <sub>RHF</sub>	Read HIGH to HF HIGH		10		15		20		25	ns
t <sub>RAE</sub>	Effective Read from Write HIGH		10		15		20		25	ns
t <sub>RPE</sub>	Effective Read Pulse Width After EF HIGH	10		15		20		25		ns
twaf	Effective Write from Read HIGH		10		15		20		25	ns
t <sub>WPF</sub>	Effective Write Pulse Width After FF HIGH	10		15		20		25		ns
t <sub>XOL</sub>	Expansion Out LOW Delay from Clock		10		15		20		25	ns
t <sub>хон</sub>	Expansion Out HIGH Delay from Clock		10		15		20		25	ns




## Switching Characteristics Over the Operating Range<sup>[6, 7]</sup> (continued)


		7C419–30 7C421–30 7C424–30 7C425–30 7C429–30		7C419-40 7C420-40 7C421-40 7C424-40 7C425-40 7C429-40 7C432-40		7C420-65 7C421-65 7C424-65 7C425-65 7C428-65 7C429-65			
Parameter	Description	7C433–30 Min. Max.		7C433–40 Min. Max.		7C433–65 Min. Max.		Unit	
t <sub>RC</sub>	Read Cycle Time	40		50		80		ns	
t <sub>A</sub>	Access Time		30	00	40	00	65	ns	
t <sub>RR</sub>	Read Recovery Time	10		10		15		ns	
t <sub>PR</sub>	Read Pulse Width	30		40		65		ns	
t <sub>LZR</sub> [5,8]	Read LOW to Low Z	3		3		3		ns	
t <sub>DVR</sub> [8,9]	Data Valid After Read HIGH	5		5		5		ns	
t <sub>HZR</sub> [5,8,9]	Read HIGH to High Z		20		20		20	ns	
t <sub>WC</sub>	Write Cycle Time	40		50		80		ns	
t <sub>PW</sub>	Write Pulse Width	30		40		65		ns	
t <sub>HWZ</sub> [5,8]	Write HIGH to Low Z	5		5		5		ns	
t <sub>WR</sub>	Write Recovery Time	10		10		15		ns	
t <sub>SD</sub>	Data Set-Up Time	18		20		30		ns	
t <sub>HD</sub>	Data Hold Time	0		0		0		ns	
t <sub>MRSC</sub>	MR Cycle Time	40		50		80		ns	
t <sub>PMR</sub>	MR Pulse Width	30		40		65		ns	
t <sub>RMR</sub>	MR Recovery Time	10		10		15		ns	
t <sub>RPW</sub>	Read HIGH to MR HIGH	30		40		65		ns	
t <sub>WPW</sub>	Write HIGH to MR HIGH	30		40		65		ns	
t <sub>RTC</sub>	Retransmit Cycle Time	40		50		80		ns	
t <sub>PRT</sub>	Retransmit Pulse Width	30		40		65		ns	
t <sub>RTR</sub>	Retransmit Recovery Time	10		10		15		ns	
t <sub>EFL</sub>	MR to EF LOW		40		50		80	ns	
t <sub>HFH</sub>	MR to HF HIGH		40		50		80	ns	
t <sub>FFH</sub>	MR to FF HIGH		40		50		80	ns	
t <sub>REF</sub>	Read LOW to EF LOW		30		35		60	ns	
t <sub>RFF</sub>	Read HIGH to FF HIGH		30		35		60	ns	
t <sub>WEF</sub>	Write HIGH to EF HIGH		30		35		60	ns	
t <sub>WFF</sub>	Write LOW to FF LOW		30		35		60	ns	
t <sub>WHF</sub>	Write LOW to HF LOW		30		35		60	ns	
t <sub>RHF</sub>	Read HIGH to HF HIGH		30		35		60	ns	
t <sub>RAE</sub>	Effective Read from Write HIGH		30		35		60	ns	
t <sub>RPE</sub>	Effective Read Pulse Width After EF HIGH	30		40		65		ns	
t <sub>WAF</sub>	Effective Write from Read HIGH		30		35		60	ns	
t <sub>WPF</sub>	Effective Write Pulse Width After FF HIGH	30		40		65		ns	
t <sub>XOL</sub>	Expansion Out LOW Delay from Clock		30		40		65	ns	
t <sub>XOH</sub>	Expansion Out HIGH Delay from Clock		30		40		65	ns	




## Switching Waveforms

#### Asynchronous Read and Write





Half-Full Flag




#### Notes:

10. W and  $R \ge V_{IH}$  around the rising edge of MR. 11.  $t_{MRSC} = t_{PMR} + t_{RMR}$ .





## Switching Waveforms (continued)

#### Last Write to First Read Full Flag



#### Last Read to First Write Empty Flag






Notes:

12. EF, HF and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t<sub>RTC</sub>.
13. t<sub>RTC</sub> = t<sub>PRT</sub> + t<sub>RTR</sub>.




## Switching Waveforms (continued)

### Empty Flag and Read Data Flow-Through Mode




#### Full Flag and Write Data Flow-Through Mode





#### Switching Waveforms (continued)

#### **Expansion Timing Diagrams**



#### Note:

14. Expansion Out of device 1 ( $\overline{XO}_1$ ) is connected to Expansion In of device 2 ( $\overline{XI}_2$ ).

#### Architecture

The CY7C419, CY7C420/1, CY7C424/5, CY7C428/9, CY7C432/3 FIFOs consist of an array of 256, 512, 1024, 2048, 4096 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR), and Full, Half Full, and Empty flags.

#### **Dual-Port RAM**

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data propagation through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

#### Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (EF) being LOW, and both the Half Full (HF) and Full flags (FF) being HIGH. Read (R) and write (W) must be HIGH  $t_{RPW}/t_{WPW}$  before and  $t_{RMR}$  after the rising edge of MR for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.



#### Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH FF. The falling edge of  $\overline{W}$  initiates a write cycle. Data appearing at the inputs (D<sub>0</sub>-D<sub>8</sub>) t<sub>SD</sub> before and t<sub>HD</sub> after the rising edge of  $\overline{W}$  will be stored sequentially in the FIFO.

The EF LOW-to-HIGH transition occurs  $t_{WEF}$  after the first LOW-to-HIGH transition of  $\overline{W}$  for an empty FIFO. HF goes LOW  $t_{WHF}$  after the falling edge of  $\overline{W}$  following the FIFO actually being Half Full. Therefore, the HF is active once the FIFO is filled to half its capacity plus one word. HF will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of HF occurs  $t_{RHF}$  after the rising edge of  $\overline{R}$  when the FIFO goes from half full +1 to half full. HF is available in standalone and width expansion modes. FF goes LOW  $t_{WFF}$  after the falling edge of  $\overline{W}$ , during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. FF goes HIGH tRFF after a read from a full FIFO.

#### **Reading Data from the FIFO**

The falling edge of R initiates a read cycle if the EF is not LOW. Data outputs  $(Q_0-Q_8)$  are in a high-impedance condition between read operations (R HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of  $\overline{R}$  initiates a HIGH-to-LOW transition of EF. The rising edge of  $\overline{R}$  causes the data outputs to go to the high-impedance state and remain such until a write is performed. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read t<sub>WFF</sub> after a valid write.

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred since the last MR cycle. A LOW pulse on RT resets the internal read pointer to the first physical location of the FIFO. R and W must both be HIGH while and  $t_{\rm RTR}$  after retransmit is LOW. With every read cycle after retransmit, previously accessed data as well as not previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.

Up to the full depth of the FIFO can be repeatedly retransmitted.

#### Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding Expansion In (XI) and tying First Load (FL) to  $V_{CC}.$  FIFOs can

be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.

#### Depth Expansion Mode (see Figure 1)

Depth expansion mode is entered when, during a  $\overline{\text{MR}}$  cycle, Expansion Out ( $\overline{\text{XO}}$ ) of one device is connected to Expansion In ( $\overline{\text{XI}}$ ) of the next device, with  $\overline{\text{XO}}$  of the last device connected to  $\overline{\text{XI}}$  of the first device. In the depth expansion mode the First Load ( $\overline{\text{FL}}$ ) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO,  $\overline{\text{XO}}$  is pulsed LOW when the last physical location of the previous FIFO is written to and pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one for write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9. When expanding in depth, a composite FF must be created by ORing the FFs together. Likewise, a composite EF is created by ORing the EFs together. HF and RT functions are not available in depth expansion mode.

#### Use of the Empty and Full Flags

In order to achieve the maximum frequency, the flags must be valid at the beginning of the next cycle. However, because they can be updated by either edge of the read of write signal, they must be valid by one-half of a cycle. Cypress FIFOs meet this requirement; some competitors' FIFOs do not.

The reason why the flags are required to be valid by the next cycle is fairly complex. It has to do with the "effective pulse width violation" phenomenon, which can occur at the full and empty boundary conditions, if the flags are not properly used. The empty flag must be used to prevent reading from an empty FIFO and the full flag must be used to prevent writing into a full FIFO.

For example, consider an empty FIFO that is receiving read pulses. Because the FIFO is empty, the read pulses are ignored by the FIFO, and nothing happens. Next, a single word is written into the FIFO, with a signal that is asynchronous to the read signal. The (internal) state machine in the FIFO goes from empty to empty+1. However, it does this asynchronously with respect to the read signal, so that it cannot be determined what the effective pulse width of the read signal is, because the state machine does not look at the read signal until it goes to the empty+1 state. In a similar manner, the minimum write pulse width may be violated by attempting to write into a full FIFO, and asynchronously performing a read. The empty and full flags are used to avoid these effective pulse width violations, but in order to do this and operate at the maximum frequency, the flag must be valid at the beginning of the next cycle.






Figure 1. Depth Expansion



## **Ordering Information**

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
10	CY7C419-10AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C419-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C419-10PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C419-10VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C419-15AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C419-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C419-15VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C419-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
30	CY7C419-30JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
40	CY7C419-40AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C419-40JC	J65	32-Lead Plastic Leaded Chip Carrier	

\_\_\_\_\_

## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
25	CY7C420-25PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
40	CY7C420-40PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
65	CY7C420-65PC	P15	28-Lead (600-Mil) Molded DIP	Commercial

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
10	CY7C421-10AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C421-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C421-10PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-10VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C421-15AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C421-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C421-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C421-15VI	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C421-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C421-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
20	CY7C421-20JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C421-20PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-20VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C421-20JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
25	CY7C421-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C421-25PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-25VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C421-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C421-25PI	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-25DMB	D22	28-Lead (300-Mil) CerDIP	Military
30	CY7C421-30JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C421-30PC	P21	28-Lead (300-Mil) Molded DIP	



## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
30	CY7C421-30JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C421-30DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C421–30LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
40	CY7C421-40JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C421-40PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-40VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C421-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
65	CY7C421-65JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C421-65PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C421-65VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C421-65JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C421-65DMB	D22	28-Lead (300-Mil) CerDIP	Military

\_\_\_\_\_

## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
40	CY7C424-40PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
65	CY7C424-65PC	P15	28-Lead (600-Mil) Molded DIP	Commercial

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
10	CY7C425-10AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C425-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C425-10PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C425-10VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C425-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-15PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C425-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C425-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
20	CY7C425-20JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-20PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C425-20VC	V21	28-Lead (300-Mil) Molded SOJ	
25	CY7C425-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-25PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C425-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C425-25VI	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C425-25DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C425-25LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
30	CY7C425-30JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-30PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C425-30VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C425-30VI	V21	28-Lead (300-Mil) Molded SOJ	Industrial



## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
40	CY7C425-40JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-40PC	P21	28-Lead (300-Mil) Molded DIP	1
	CY7C425-40VC	V21	28-Lead (300-Mil) Molded SOJ	1
	CY7C425-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
65	CY7C425-65JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C425-65PC	P21	28-Lead (300-Mil) Molded DIP	1

## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
20	CY7C428-20PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
25	CY7C428-25DMB	D16	28-Lead (600-Mil) CerDIP	Military
65	CY7C428-65PC	P15	28-Lead (600-Mil) Molded DIP	Commercial

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
10	CY7C429-10AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C429-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C429-10PC	P21	28-Lead (300-Mil) Molded DIP	
15	CY7C429-15JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C429-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C429-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C429-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
20	CY7C429-20JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C429-20PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C429-20VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C429-20DMB	D22	28-Lead (300-Mil) CerDIP	Military
25	CY7C429-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C429-25PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C429-25VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C429-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C429-25DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C429-25LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
30	CY7C429-30JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C429-30PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C429-30VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C429-30DMB	D22	28-Lead (300-Mil) CerDIP	Military
40	CY7C429-40AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C429-40JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C429-40PC	P21	28-Lead (300-Mil) Molded DIP	
65	CY7C429-65JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C429-65PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C429-65JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial



## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C432-25PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
40	CY7C432-40PC	P15	28-Lead (600-Mil) Molded DIP	Commercial

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C433-10AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C433-10JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C433-10PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433-10VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C433-15AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C433-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C433–15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C433-15PI	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C433-15LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
20	CY7C433-20AC	A32	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C433-20JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C433-20PC	P21	28-Lead (300-Mil) Molded DIP	
25	CY7C433-25JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C433-25PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433-25VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C433–25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
30	CY7C433-30JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C433-30PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433–30JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C433-30PI	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433-30DMB	D22	28-Lead (300-Mil) CerDIP	Military
	CY7C433-30LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
40	CY7C433-40JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C433-40PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C433-40VC	V21	28-Lead (300-Mil) Molded SOJ	
	CY7C433-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
65	CY7C433-65JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C433-65PC	P21	28-Lead (300-Mil) Molded DIP	



### MILITARY SPECIFICATIONS Group A Subgroup Testing

### **DC** Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
IIX	1, 2, 3
lcc	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
los	1, 2, 3

## **Switching Characteristics**


Parameters	Subgroups
t <sub>RC</sub>	9, 10, 11
t <sub>A</sub>	9, 10, 11
t <sub>RR</sub>	9, 10, 11
t <sub>PR</sub>	9, 10, 11
t <sub>DVR</sub>	9, 10, 11
t <sub>WC</sub>	9, 10, 11
t <sub>PW</sub>	9, 10, 11
t <sub>WR</sub>	9, 10, 11
t <sub>SD</sub>	9, 10, 11
t <sub>HD</sub>	9, 10, 11
t <sub>MRSC</sub>	9, 10, 11
t <sub>PMR</sub>	9, 10, 11
t <sub>RMR</sub>	9, 10, 11
t <sub>RPW</sub>	9, 10, 11
t <sub>WPW</sub>	9, 10, 11
t <sub>RTC</sub>	9, 10, 11
t <sub>PRT</sub>	9, 10, 11
t <sub>RTR</sub>	9, 10, 11
t <sub>EFL</sub>	9, 10, 11
t <sub>HFH</sub>	9, 10, 11
t <sub>FFH</sub>	9, 10, 11
t <sub>REF</sub>	9, 10, 11
t <sub>RFF</sub>	9, 10, 11
t <sub>WEF</sub>	9, 10, 11
t <sub>WFF</sub>	9, 10, 11
t <sub>WHF</sub>	9, 10, 11
t <sub>RHF</sub>	9, 10, 11
t <sub>RAE</sub>	9, 10, 11
t <sub>RPE</sub>	9, 10, 11
t <sub>WAF</sub>	9, 10, 11
t <sub>WPF</sub>	9, 10, 11
t <sub>XOL</sub>	9, 10, 11
t <sub>XOH</sub>	9, 10, 11


Document #: 38-00079-M




### **Package Diagrams**

32-Lead Thin Plastic Quad Flat Pack A32












## Package Diagrams (continued)

#### 32-Lead Plastic Leaded Chip Carrier J65

#### 32-Pin Rectangular Leadless Chip Carrier L55 MIL-STD-1835 C-12












#### Package Diagrams (continued)

#### 28-Lead (300-Mil) Molded DIP P21




#### 28-Lead (300-Mil) Molded SOJ V21





DIMENSIONS IN INCHES MIN. MAX



© Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com