# 4-Port LVDS and LVTTL-to-LVDS Repeaters 


#### Abstract

General Description The MAX9169/MAX9170 low-jitter, low-voltage differential signaling LVDS/LVTTL-to-LVDS repeaters are ideal for applications that require high-speed data or clock distribution while minimizing power, space, and noise. The devices accept a single LVDS (MAX9169) or LVTTL (MAX9170) input and repeat the input at four LVDS outputs. Each differential output drives $100 \Omega$, allowing point-to-point distribution of signals on transmission lines with $100 \Omega$ termination at the receiver input. The MAX9169 and MAX9170 are pin compatible with the SN65LVDS104 and SN65LVDS105, respectively, and offer improved pulse-skew performance. Ultra-low 150ps (max) pulse skew and 200psp-p (max) added deterministic jitter ensure reliable communication in high-speed links that are highly sensitive to timing error, especially those incorporating clock-and-data recovery or serializers and deserializers. The highspeed switching performance guarantees 630Mbps data rate and less than 120ps channel-to-channel skew over the 3.0 V to 3.6 V operating supply range. Supply current is 30 mA (max) for the MAX9169, and 25mA (max) for the MAX9170. LVDS inputs and outputs conform to the ANSI EIA/TIA-644 standard. A fail-safe feature on the MAX9169 sets the output high when the input is undriven and open, terminated, or shorted. The MAX9169/MAX9170 are offered in 16-pin TSSOP and SO packages, and operate over an extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Refer to the MAX9130 data sheet for an LVDS line receiver in an SC70 package.


Applications
Point-to-Point Baseband Data Transmission Cellular Phone Base Stations
Add/Drop Muxes
Digital Cross-Connects
Network Switches/Routers
Backplane Interconnect
Clock Distribution

Pin Configurations appear at end of data sheet.

Features

- 150ps (max) Pulse Skew
- 200psp-p (max) Added Deterministic Jitter at 630Mbps $\left(2^{23}-1\right)$ PRBS Pattern
- 8psrms (max) Added Random Jitter
- 120ps (max) Channel-to-Channel Skew
- 630Mbps Data Rate
- Conforms to ANSI EIA/TIA-644 LVDS Standard
- 30mA (max) (MAX9169), 25mA (max) (MAX9170) Supply Current, a 15\% Improvement vs. Competition
- LVDS (MAX9169) or +5V Tolerant LVTTL/LVCMOS (MAX9170) Input Versions
- Fail-Safe Circuit Sets Output High for Undriven Differential Input
- Output Rated for 10pF Load
- Individual Output Enables
- Single 3.3V Supply
- Improved Second Source of the SN65LVDS104 (MAX9169)/SN65LVDS105 (MAX9170)
- 16-Pin SO and TSSOP Packages

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | INPUT |
| :---: | :--- | :--- | :--- |
| MAX9169ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO | LVDS |
| MAX9169EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP | LVDS |
| MAX9170ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO | LVTTL |
| MAX9170EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP | LVTTL |

Typical Application Circuit


## 4-Port LVDS and LVTTL-to-LVDS Repeaters

## ABSOLUTE MAXIMUM RATINGS

| $V_{C C}$ to GND .......................................................-0.5V to +4 V |  |
| :---: | :---: |
| Inputs |  |
| IN+, IN- to GND. | -0.5V to +4V |
| IN, EN_ to GND | -0.5V to +6 V |
| Outputs |  |
| OUT_+, OUT_- to GND. | -0.5V to +4 V |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| 16-Pin SO (derate $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). | . 696 mW |
| 16-Pin TSSOP (derate 9.4mW/ ${ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | .755mW |

Storage Temperature Range . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Junction Temperature ...................................... $+150^{\circ} \mathrm{C}$
ESD Protection
Human Body Model (MAX9169)
(IN+, IN-, OUT_+, OUT_-)
$\geq 16 \mathrm{kV}$
Human Body Model (MAX9170)
(OUT_+, OUT_-)
$\geq 10 \mathrm{kV}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{V} C \mathrm{C}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%$, $\mathrm{EN}-=$ high, MAX9169 differential input voltage $\mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.05 \mathrm{~V}$ to 1.2 V , LVDS input commonmode voltage $\mathrm{V}_{C M}=\left|\mathrm{V}_{I D} / 2\right|$ to $+2.4 \mathrm{~V}-\mid \mathrm{V}_{I D} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|$ $=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9169. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9170.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUTS (IN+, IN-) (MAX9169) |  |  |  |  |  |  |
| Differential Input High Threshold | $\mathrm{V}_{\text {TH }}$ |  |  | 5 | 50 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ |  | -50 | -5 |  | mV |
| Input Current <br> (IN+ or IN-, Single Ended) | $\mathrm{I} \mathrm{N}_{+}$, IIN- | VIN $=0 \mathrm{~V}$, other input open, Figure 1 | -2 | -11.8 | -20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=+2.4 \mathrm{~V}$, other input open, Figure 1 | -1.2 | -3.2 |  |  |
| Power-Off Input Current (IN+ or IN-, Single Ended) | İNO+, İNO- | $\mathrm{V}_{\mathrm{CC}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=+2.4 \mathrm{~V}$, other input open, Figure 1 |  | 3.2 | 20 | $\mu \mathrm{A}$ |
| Input Current | IIN+, IIN- | $0.05 \mathrm{~V} \leq\left\|\mathrm{V}_{\text {ID }}\right\| \leq 0.6 \mathrm{~V}$, Figure 1 | -15 |  | +15 | $\mu \mathrm{A}$ |
|  |  | $0.6 \mathrm{~V}<\left\|\mathrm{V}_{\text {ID }}\right\| \leq 1.2 \mathrm{~V}$, Figure 1 | -20 |  | +20 |  |
| Power-Off Input Current | İNO+, İNO- | $0.05 \mathrm{~V} \leq\left\|\mathrm{V}_{\text {ID }}\right\| \leq 0.6 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=1.5 \mathrm{~V}$, Figure 1 | -15 |  | +15 | $\mu \mathrm{A}$ |
|  |  | $0.6 \mathrm{~V}<\left\|\mathrm{V}_{\text {ID }}\right\| \leq 1.2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=1.5 \mathrm{~V}$, Figure 1 | -20 |  | +20 |  |
| Fail-Safe Input Resistor | RIN1 | VCC $=3.6 \mathrm{~V}, 0$ or open, Figure 1 | 103 | 138 | 190 | k $\Omega$ |
|  | RIN2 | $V_{C C}=3.6 \mathrm{~V}, 0$ or open, Figure 1 | 154 | 210 | 260 |  |
| Input Capacitance | CIN | IN+ or IN- to GND (Note 3) |  | 2.2 |  | pF |
| +5V TOLERANT LVTTL/LVCMOS INPUTS (IN, EN_) |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | 5.5 | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 0.8 | V |
| Input Current | IIH | V IN $=2 \mathrm{~V}$ to 5.5 V |  |  | 20 | $\mu \mathrm{A}$ |
|  | IIL | V IN $=0$ to 0.8 V |  |  | 10 |  |
| Input Capacitance (MAX9170) | CIN | IN to GND (Note 3) |  | 2.2 |  | pF |
| LVDS OUTPUTS (OUT_+, OUT_-) |  |  |  |  |  |  |
| Differential Output Voltage | VOD | Figures 3, 4, 6, 7 | 250 | 350 | 450 | mV |
| Change in VOD Between Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OD}}$ | Figures 3, 4, 6, 7 |  | 1.5 | 25 | mV |
| Steady-State Output Offset Voltage | Vos | Figures 2, 4, 5, 7, 8, 9 | 1.125 | 1.26 | 1.375 | V |

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

## DC ELECTRICAL CHARACTERISTICS (continued)

( $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%$, $\mathrm{EN}_{-}=$high, MAX9169 differential input voltage I $\mathrm{V}_{\text {ID }} \mathrm{I}=0.05 \mathrm{~V}$ to 1.2 V , LVDS input commonmode voltage $\mathrm{V}_{C M}=\left|\mathrm{V}_{I D} / 2\right|$ to $+2.4 \mathrm{~V}-\mid \mathrm{V}_{I D} / 2 \mathrm{I}, \mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|$ $=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9169. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9170.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Change in Vos Between Complementary Output States | $\Delta \mathrm{V}$ OS | Figures 2, 4, 5, 7, 8, 9 |  |  | 1.5 | 25 | mV |
| Peak-to-Peak Output Offset Voltage | VOS(P-P) | Figures 8, 9 (Note 4) |  |  | 40 | 150 | mV |
| Output Voltage | VOH | Figures 3, 4, 6, 7 |  |  |  | 1.65 | V |
|  | VOL | Figures 3, 4, 6, 7 |  | 0.9 |  |  |  |
| Fail-Safe Differential Output Voltage (MAX9169) | VOD+ | $\mathrm{IN}+$, IN - open, undriven and shorted, or undriven and parallel terminated |  | +250 | +350 | +450 | mV |
| High-Impedance Output Current | Ioz | $\begin{aligned} & \text { EN_ = low, VouT_+ }=+3.6 \mathrm{~V} \text { or } 0, \\ & \text { VoUT_- }=+3.6 \mathrm{~V} \text { or } 0 \end{aligned}$ |  | -0.5 | 0.01 | +0.5 | $\mu \mathrm{A}$ |
| Power-Off Output Current | loFF | $\begin{aligned} & \text { VCC }=+1.5 \mathrm{~V} \text {, Vout_+ }=+3.6 \mathrm{~V} \text { or } 0, \\ & \text { VOUT_- }=+3.6 \mathrm{~V} \text { or } 0 \end{aligned}$ |  | -0.5 | 0.01 | +0.5 | $\mu \mathrm{A}$ |
| Output Short-Circuit Current | Ios | $V_{I D}=+50 \mathrm{mV}$ or -50 mV , <br> $\mathrm{V}_{\text {OUT }}=0$ or $\mathrm{V}_{\mathrm{CC}}$, $\mathrm{V}_{\text {OUT }}=0$ or $\mathrm{V}_{\mathrm{CC}}$ |  | -10 | $\pm 5.8$ | +10 | mA |
| Magnitude of Differential Output Short-Circuit Current | IOSD | $\mathrm{V}_{\mathrm{ID}}=+50 \mathrm{mV}$ or -50mV, $\mathrm{V}_{\text {OD }}=0$ ( Note 5) |  |  | 5.8 | 10 | mA |
| Output Capacitance | Co | OUT_+ or OUT_- to GND (Note 6) |  |  | 3.6 |  | pF |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Current | Icc | $\begin{aligned} & \mathrm{DC}, \mathrm{RL}=100 \Omega, \\ & \text { Figures } 10,13 \end{aligned}$ | MAX9169 |  | 22 | 30 | mA |
|  |  |  | MAX9170 |  | 18 | 25 |  |
|  |  | 315 MHz ( 630 Mbps ), <br> $R L=100 \Omega$, Figures 10, 13 | MAX9169 |  | 43 | 60 |  |
|  |  |  | MAX9170 |  | 41 | 55 |  |
| Disabled Supply Current | ICCZ | $E N_{-}=$low | MAX9169 |  | 6.8 | 8.0 | mA |
|  |  |  | MAX9170 |  | 4.3 | 6.4 |  |

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}, E N_{-}=$high, MAX9169 differential input voltage $\mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.15 \mathrm{~V}$ to 1.2 V , LVDS input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{I D} / 2\right|$ to $+2.4 \mathrm{~V}-\mid \mathrm{V}_{I D} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\left|\mathrm{V}_{I D}\right|=$ $0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9169. Typical values are at $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for MAX9170.) (Notes 5, 7, and 8)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time | tR | Figures 10-15 |  | 0.6 | 0.8 | 1.2 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ | Figures 10-15 |  | 0.6 | 0.8 | 1.2 | ns |
| Added Deterministic Jitter | tDJ | (Note 9) |  |  | 110 | 200 | ps |
| Added Random Jitter | trJ | (Note 10) |  |  | 6 | 8 | ps |
| Differential Propagation Delay High to Low | tPHL | Figures 10, 11, 13, 14 | MAX9169 | 2.2 | 3.5 | 4.2 | ns |
|  |  |  | MAX9170 | 1.5 | 2.6 | 3.2 |  |
| Differential Propagation Delay Low to High | tPLH | Figures 10, 11, 13, 14 | MAX9169 | 2.2 | 3.5 | 4.2 | ns |
|  |  |  | MAX9170 | 1.5 | 2.6 | 3.2 |  |
| Pulse Skew \|tpLH-tpHL ${ }^{\text {l }}$ | tSKEW | Figures 10, 11, 13, 14 |  |  | 40 | 250 | ps |
| Pulse Skew \|tpLH - tPHL ${ }^{\text {l }}$ | tSK(P) | Figures 10, 12, 13, 15 (Note 11) |  |  | 40 | 150 | ps |
| Channel-to-Channel Skew (Note 12) | tSK(0) | MAX9169, Figures 10, 11, 12 |  |  | 25 | 120 | ps |
|  |  | MAX9170, Figures 13, 14, 15 |  |  | 15 | 100 |  |
| Differential Part-to-Part Skew (Note 13) | tSK(PP) | MAX9169, Figures 10, 11, 12 |  |  | 0.28 | 1.2 | ns |
|  |  | MAX9170, Figures 13, 14, 15 |  |  | 0.19 | 1.2 |  |
| Disable Time | tphz | High to high-Z, Figures 16-19 |  |  | 11 | 15 | ns |
|  | tPLZ | Low to high-Z, Figures 16-19 |  |  | 11.8 | 15 |  |
| Enable Time | tpzH | High-Z to high, Figures 16-19 |  |  | 2.3 | 10 | ns |
|  | tPZL | High-Z to low, Figures 16-19 |  |  | 5.8 | 10 |  |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{T H}, \mathrm{~V}_{\mathrm{TL}}, \mathrm{V}_{\mathrm{ID}}, \mathrm{V}_{\mathrm{OD}}$, and $\Delta \mathrm{V}_{\mathrm{OD}}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Signal generator output for $\mathbb{I N}+, \mathbb{I N}$-, or single-ended $\mathbb{I N}: \operatorname{VIN}=0.4 \sin (4 E 6 \pi t)+0.5$.
Note 4: All input pulses are supplied by a generator having the following characteristics: $\mathrm{tR}_{\mathrm{R}}$ or $\mathrm{tF}_{\mathrm{F}} \leq 1 \mathrm{~ns}$, pulse repetition rate $(\mathrm{PRR})=$ 0.5 Mpps , pulsewidth $=500 \pm 10 \mathrm{~ns}$.

Note 5: Guaranteed by design and characterization.
Note 6: Signal generator output for OUT+ or OUT-: $\mathrm{V}_{\mathbb{I}}=0.4 \sin (4 \mathrm{E} 6 \pi \mathrm{t})+0.5, E N_{-}=$low.
Note 7: $C_{L}$ includes scope probe and test jig capacitance.
Note 8: Signal generator output for differential inputs $\operatorname{IN+}$, $\operatorname{IN}$ - (unless otherwise noted): frequency $=50 \mathrm{MHz}, 49 \%$ to $51 \%$ duty cycle, $R_{O}=50 \Omega, t_{R}=1.0 n s$, and $t_{F}=1.0 n s(0 \%$ to $100 \%$ ). Signal generator output for single-ended input $\operatorname{IN}$ (unless otherwise noted): frequency $=50 \mathrm{MHz}, 49 \%$ to $51 \%$ duty cycle, $\mathrm{RO}_{\mathrm{O}}=50 \Omega, \mathrm{~V}_{I H}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=1.0 \mathrm{~ns}$, and $\mathrm{tF}_{\mathrm{F}}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$.
Note 9: Signal generator output for MAX9169 tDJ: $\mathrm{VOH}=+1.3 \mathrm{~V}, \mathrm{VOL}=+1.1 \mathrm{~V}$, data rate $=630 \mathrm{Mbps}, 2^{23}-1 \mathrm{PRBS}, \mathrm{RO}=50 \Omega$, $t_{R}=1.0 \mathrm{~ns}$ and $t_{F}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$. Signal generator output for MAX9170 tDJ: $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$, data rate $=$ $630 \mathrm{Mbps}, 2^{23}-1$ PRBS, $\mathrm{Ro}=50 \Omega$, $\mathrm{t}_{\mathrm{R}}=1.0 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{F}}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$.
Note 10: Signal generator output for MAX9169 trJ: $\mathrm{V}_{\mathrm{OH}}=+1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=+1.1 \mathrm{~V}$, frequency $=315 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{RO}_{\mathrm{O}}=50 \Omega$, $t_{R}=1.0 \mathrm{~ns}$, and $\mathrm{tF}_{\mathrm{F}}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$. Signal generator output for $\mathrm{MAX} 9170 \mathrm{t}_{\mathrm{RJ}}: \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$, frequency $=$ $315 \mathrm{MHz}, 50 \%$ duty cycle, Ro $=50 \Omega$, tR $=1.0 \mathrm{~ns}$, and $\mathrm{tf}_{\mathrm{F}}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$.
Note 11: Signal generator output for MAX9169 $\mathrm{tSK}(\mathrm{P}): \mathrm{VOH}_{\mathrm{OH}}=+1.4 \mathrm{~V}, \mathrm{VOL}=+1.0 \mathrm{~V}, \mathrm{RO}=50 \Omega$, $\mathrm{tR}=1.0 \mathrm{~ns}$, and $\mathrm{tF}=1.0 \mathrm{~ns}(0 \%$ to $100 \%)$. Signal generator output for MAX9170 $\operatorname{tSK}(P): V O H=+3.0, ~ V O L=0 V, R O=50 \Omega, t_{R}=1.0 n s$, and $\mathrm{tF}=1.0 \mathrm{~ns}$ ( $0 \%$ to $100 \%$ ).
Note 12: $\operatorname{tSK}(0)$ is the magnitude of the time difference between tPLH or TPHL of all drivers of a single device with all of their inputs connected together.
Note 13: $\operatorname{tSK}(\mathrm{PP})$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

$\left(V_{C C}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=150 \mathrm{mV}, \mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=50 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## 4-Port LVDS and LVTTL-to-LVDS Repeaters

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :--- |
| MAX9169 | MAX9170 |  |  |
| 1 | 1 | EN1 | OUT1+/OUT1- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN1 high to enable <br> OUT1+/OUT1-. Set EN1 low to disable OUT1+/OUT1- (high-impedance mode). Integrated <br> pulldown to GND. |
| 2 | 2 | EN2 | OUT2+/OUT2- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN2 high to enable <br> OUT2+/OUT2-. Set EN2 low to disable OUT2+/OUT2- (high-impedance mode). Integrated <br> pulldown to GND. |
| 3 | 3 | EN3 | OUT3+/OUT3- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN3 high to enable <br> OUT3+/OUT3-. Set EN3 low to disable OUT3+/OUT3- (high-impedance mode). Integrated <br> pulldown to GND. |
| 4 | 4 | VCC | Power-Supply Voltage. Bypass with 0.14F and 0.001uF capacitors to ground. |
| 5 | 5 | GND | Ground |
| 6 | - | IN+ | Noninverting Differential LVDS Input |
| 7 | - | IN- | Inverting Differential LVDS Input |
| 8 | 8 | EN4 | OUT4+/OUT4- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN4 high to enable <br> OUT4+/OUT4-. Set EN4 low to disable OUT4+/OUT4- (high-impedance mode). Integrated <br> pulldown to GND. |
| 9 | 9 | OUT4- | Inverting Differential LVDS Output |
| 10 | 10 | OUT4+ | Noninverting Differential LVDS Output |
| 11 | 11 | OUT3- | Inverting Differential LVDS Output |
| 12 | 12 | OUT3+ | Noninverting Differential LVDS Output |
| 13 | 13 | OUT2- | Inverting Differential LVDS Output |
| 14 | 14 | OUT2+ | Noninverting Differential LVDS Output |
| 15 | 15 | OUT1- | Inverting Differential LVDS Output |
| 16 | 16 | OUT1+ | Noninverting Differential LVDS Output |
| - | 6 | IN | Data Input, 5V Tolerant LVTTL/LVCMOS. Integrated pulldown to GND. |
| - | 7 | N.C. | No Connection |

Table 1. MAX9169 Input/Output Functions

| INPUT |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{I D}}=\mathbf{V}_{\mathbf{I N}+}-\mathbf{V}_{\mathbf{I N}-}$ | $\mathbf{E N}_{-}$ | $\mathbf{V}_{\mathbf{O D}}$ |
| $X$ | Low or open | High-Z |
| +50 mV | High | High |
| -50 mV | High | Low |
| Open | High | High |
| Undriven short | High | High |
| Undriven parallel terminated | High | High |

Table 2. MAX9170 Input/Output Functions

| INPUT |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{I N}}$ | EN_ $^{2}$ | VoD $^{\prime}$ |
| $X$ | Low or open | High-Z |
| High | High | High |
| Low | High | Low |
| Open | High | Low |

# 4-Port LVDS and LVTTL-to-LVDS Repeaters 

## Detailed Description

LVDS is a signaling method for point-to-point and multidrop data communication over a controlled-impedance medium as defined by the ANSI TIA/EIA-644 and IEEE 1596.3 standards. LVDS uses a lower voltage swing than other common standards, achieving higher data rates with reduced power consumption, while reducing EMI emissions and system susceptibility to noise.
The MAX9169/MAX9170 are 630Mbps, four-port repeaters for high-speed, low-power applications. The MAX9169 accepts an LVDS input and has a fail-safe input circuit. The MAX9170 features a +5 V tolerant sin-gle-ended LVTTL/LVCMOS input. Both devices repeat the input at four LVDS outputs. The MAX9169 detects differential signals as low as 50 mV and as high as 1.2 V over a $\operatorname{IVIDI/2~to~} 2.4 \mathrm{~V}$ - $\operatorname{IVIDI/2~common-mode~range.~}$ The MAX9170's +5 V tolerant LVTTL/LVCMOS input includes circuitry to hold the decision threshold constant at +1.5 V over temperature and supply voltage.
The MAX9169/MAX9170 outputs use a current-steering configuration to generate a 2.5 mA to 4.5 mA output current. This current-steering approach induces less ground bounce and shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited and are high impedance when disabled or when the device is not powered.
The MAX9169/MAX9170 current-steering output requires a resistive load to terminate the signal and complete the transmission loop. Because the devices switch the direction of current flow and not voltage levels, the output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 3.5 mA output current, the MAX9169/MAX9170 produce a 350 mV output voltage when driving a transmission line terminated with a $100 \Omega$ resistor $(3.5 \mathrm{~mA} \times 100 \Omega=$ 350 mV ). Logic states are determined by the direction of current flow through the termination resistor.

## Fail-Safe Circuitry

The fail-safe feature of the MAX9169 sets the outputs high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the outputs and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when an LVDS driver output is in high impedance. A shorted input can occur because of cable failure.


Figure 1. MAX9169 Input Fail-Safe Circuit
When the input is driven with signals meeting the LVDS standard, the input common-mode voltage is less than VCC - 0.3V and the fail-safe circuit is not activated (Figure 1). If the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both the inputs above VCC 0.3 V , activating the fail-safe circuit and forcing the outputs high.

## Applications Information

## Supply Bypassing

Bypass $V_{C C}$ with high-frequency surface-mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the VCC pin. Use multiple parallel vias to minimize parasitic inductance.

Traces, Cables, and Connectors
The characteristics of differential input and output connections affect the performance of the MAX9169/ MAX9170. Use controlled-impedance traces, cables, and connectors with matched characteristic impedance.
Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the traces of a differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain a constant distance between traces of a differential pair to avoid discontinuities in differen-

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

tial impedance. Minimize the number of vias to further prevent impedance discontinuities.
Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

Termination
The MAX9169/MAX9170 LVDS outputs are specified for a $100 \Omega$ load but can drive $90 \Omega$ to $132 \Omega$ to accommo-
date various types of interconnect. The termination resistor at the driven receiver should match the differential characteristic impedance of the interconnect and be located close to the receiver input. Use a $\pm 1 \%$ sur-face-mount termination resistor.

Board Layout
A four-layer PC board with separate layers for power, ground, and LVDS signals is recommended. Keep LVTTL/LVCMOS signals separated from the LVDS signals to prevent crosstalk to the LVDS lines.

Test Circuits and Timing Diagrams


Figure 2. MAX9169 Output Offset Voltage Test Circuit

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 3. MAX9169 Differential Output Voltage Test Circuit


Figure 4. MAX9169 Output DC Parameters

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 5. MAX9170 Output Offset Voltage Test Circuit


Figure 6. MAX9170 Differential Output Voltage Test Circuit

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 7. MAX9170 LVDS Output DC Parameters


Figure 8. MAX9169 Output Offset Voltage Waveforms


Figure 9. MAX9170 Output Offset Voltage Waveforms

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 10. MAX9169 Propagation Delay and Transition Time Test Circuit


Figure 11. MAX9169 Propagation Delay and Transition Time Waveforms

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 12. MAX9169 Propagation Delay and Transition Time Waveforms, tSK(p)


Figure 13. MAX9170 Propagation Delay and Transition Time Test Circuit

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

MAX9169/MAX9170


Figure 14. MAX9170 Propagation Delay and Transition Time Waveforms


Figure 15. MAX9170 Propagation Delay and Transition Time Waveforms, tSK(p)

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

Test Circuits and Timing Diagrams (continued)


Figure 16. MAX9169 Enable and Disable Time Test Circuit


Figure 17. MAX9170 Enable and Disable Time Test Circuit

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



Figure 18. MAX9169 Enable and Disable Time Waveforms


Figure 19. MAX9170 Enable and Disable Time Waveforms

## 4-Port LVDS and LVTTL-to-LVDS Repeaters



## Chip Information

TRANSISTOR COUNT: 1187
PROCESS: CMOS

## 4-Port LVDS and LVTTL-to-LVDS Repeaters

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## 4-Port LVDS and LVTTL-to-LVDS Repeaters

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Copyright © Each Manufacturing Company. 

All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

## 100\% Free DataSheet Search Site.

Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

