查询TPS3610T50供应商

捷多邦,专业PCB打样工TPS3610U184年PS3610T50 **BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION**

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

features

- Supply Current of 40 µA (Max) .
- Battery Supply Current of 100 nA (Max)
- Precision Supply-Voltage Monitor, 1.8 V, 5 V; Other Options on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed VDD
- **Power-On Reset Generator With Fixed** 100-ms Reset Delay Time
- **Battery-OK Output**
- Voltage Monitor for Power-Fail or . Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating ... 3 ns (at $V_{DD} = 5 V$) Max Propagation Delay
- **Battery-Freshness Seal**
- 14-pin TSSOP Package
- Temperature Range ... -40°C to 85°C

typical applications

- **Fax Machines**
- Set-Top Boxes
- **Advanced Voice Mail Systems**
- **Portable Battery-Powered Equipment**
- **Computer Equipment**
- 0 **Advanced Modems**
- **Automotive Systems**
- Portable Long-Time Monitoring Equipment

TPS3610 TSSOP (PW) Package

(TOP VIEW)

14

13

12

11

9

D VBAT

🕮 ватток

🖵 WDI

10 CEOUT

10

3

4

5

6

Point of Sale Equipment

VOUT

VDD


GND

CEIN

PFI 🗖

MSWITCH 🗆

BATTON





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002


description

The TPS3610 family of supervisory circuits monitors and controls processor activity by providing backup-battery switchover for data retention of CMOS RAM. Other features include an additional power-fail comparator, low-line indication, watchdog function, battery-status indicator, manual switchover, and write protection for CMOS RAM.

The TPS3610 family allow usage of 3-V or 3.6-V lithium batteries as the backup supply in systems with, e.g., V_{DD} = 1.8 V. During power-on, RESET is asserted when the supply voltage (V_{DD} or V_{BAT}) becomes higher than 1.1 V. Thereafter, the supply-voltage supervisor monitors V_{DD} and keeps RESET output active as long as V_{DD} remains below the threshold voltage V_{IT} . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above the threshold voltage V_{IT} . When the supply voltage drops below the threshold voltage V_{IT} , the output becomes active (low) again.

The product spectrum is designed for supply voltages of 1.8 V and 5 V. The circuits are available in a 14-pin TSSOP package. TPS3610 devices are characterized for operation over a temperature range of –40°C to 85°C.

standard and application-specific versions (see Note 1)



APPLICATION-SPECIFIC VERSIONS, NOMINAL SUPPLY AND BATTOK VOLTAGE							
T _A NOMINAL SUPPLY VOLTAGE, V _{DD(NOM)} (V)		NOMINAL BATTOK THRESHOLD VOLTAGE, VIT(BOK) (V)	PACKAGED DEVICES TSSOP (PW)†				
4000 12 0500	1.8	1.6	TPS3610U18PWR				
–40°C to 85°C	5	2.4	TPS3610T50PWR				

[†] The PW package is only available taped and reeled (indicated by the R suffix on the device type).

NOTE 1: For other NOMINAL and BATTOK voltage versions, contact your local TI sales office for availability and order lead time.



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

	TRUTH TABLES											
	INP	UTS				OUTPUTS						
$V_{DD} > V_{LL}$	$V_{DD} > V_{IT}$	$V_{DD} > V_{BAT}$	MSWITCH	VOUT	BATTON	LOWLINE	RESET	CEOUT				
0	0	0	0	VBAT	1	0	0	DIS				
0	0	0	0	VBAT	1	0	0	DIS				
0	0	0	1	VBAT	1	0	0	DIS				
0	0	0	1	VBAT	1	0	0	DIS				
0	0	1	0	V _{DD}	0	0	0	DIS				
0	0	1	0	VDD	0	0	0	DIS				
0	0	1	1	VBAT	1	0	0	DIS				
0	0	1	1	VBAT	1	0	0	DIS				
0	1	0	0	VDD	0	0	1	DIS				
0	1	0	0	VDD	0	0	1	EN				
0	1	0	1	VBAT	1	0	1	DIS				
0	1	0	1	VBAT	1	0	1	EN				
0	1	1	0	VDD	0	0	1	DIS				
0	1	1	0	VDD	0	0	1	EN				
0	1	1	1	VBAT	1	0	1	DIS				
0	1	1	1	VBAT	1	0	1	EN				
1	1	0	0	V _{DD}	0	1	1	DIS				
1	1	0	0	VDD	0	1	1	EN				
1	1	0	1	VBAT	1	1	1	DIS				
1	1	0	1	VBAT	1	1	1	EN				
1	1	1	0	V _{DD}	0	1	1	DIS				
1	1	1	0	V _{DD}	0	1	1	EN				
1	1	1	1	VBAT	1	1	1	DIS				
1	1	1	1	VBAT	1	1	1	EN				

ВАТТОК		POWE	R-FAIL	CHIP-ENABLE		
V _{BAT} > V _{BOK}	BATTOK	PFI > V(PFI) PFO		CEIN	CEOUT	
0 1	0 1	0 1	0 1	0 1	0 1	

Condition: $V_{DD} > V_{IT}$


Condition: $V_{DD} > V_{DD}$ min

Condition: Enabled




SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

functional block diagram





SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002



† MSWITCH = 0

Timing diagram shown under operation, not in freshness seal mode.



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

Terminal Functions

TERMIN	4L							
NAME	NO.	1/0	DESCRIPTION					
BATTOK	9	0	Battery status output					
BATTON	6	0	_ogic output/external bypass switch driver output					
CEIN	5	I	Chip-enable input					
CEOUT	10	0	Chip-enable output					
GND	3	I	Ground					
LOWLINE	11	0	Early power-fail warning output					
MSWITCH	4	I	Manual switch to force device into battery-backup mode					
VOUT	1	0	Supply output					
PFI	7	I	Power-fail comparator input					
PFO	8	0	Power-fail comparator output					
RESET	13	0	Active-low reset output					
VBAT	14	I	Backup-battery input					
V _{DD}	2	I	Input supply voltage					
WDI	12	I	Watchdog timer input					

detailed description

battery freshness seal

The battery freshness seal of the TPS3610 family disconnects the backup battery from internal circuitry until it is needed. This function ensures that the backup battery connected to V_{BAT} is fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V_{BAT} ($V_{BAT} > V_{BAT}$ min)
- 2. Ground PFO
- 3. Connect PFI to V_{DD} (PFI = V_{DD})
- 4. Connect V_{DD} to power supply ($V_{DD} > V_{IT}$) and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is disabled by the positive-going edge of RESET when V_{DD} is applied.

BATTOK output

BATTOK is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 k Ω and a measurement cycle on-time of 25 μ s. The measurement cycle starts after the reset is released. If the battery voltage V_{BAT} is below the negative-going threshold voltage V_{IT(BOK)}, the indicator BATTOK does a high-to-low transition. Otherwise it retains its status to V_{DD} level.



Figure 1. BATTOK Timing



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

detailed description (continued)

chip-enable signal gating

The internal gating of chip-enable signals, CE, prevents erroneous data from corrupting CMOS RAM during an undervoltage condition. The TPS3610 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables TPS3610 devices to be used with most processors.

The CE transmission gate is disabled and \overline{CEIN} is high-impedance (disable mode) while reset is asserted. During a power-down sequence, when V_{DD} crosses the reset threshold, the CE transmission gate is disabled and \overline{CEIN} immediately becomes high impedance if the voltage at \overline{CEIN} is high. If \overline{CEIN} is low while reset is asserted, the CE transmission gate is disabled at the same time \overline{CEIN} goes high, or 15 µs after \overline{RESET} asserts, whichever occurs first. This allows the current write cycle to complete during power-down. When the CE transmission gate is enabled, the impedance of \overline{CEIN} appears as a resistor in series with the load at \overline{CEOUT} . The overall device propagation delay through the CE transmission gate depends on V_{OUT}, the source impedance of the device connected to \overline{CEIN} and the load at \overline{CEOUT} . To achieve minimum propagation delay, the capacitive load at \overline{CEOUT} should be minimized, and a low-output-impedance driver should be used.

During disable mode, the transmission gate is off and an active pullup connects \overline{CEOUT} to V_{OUT}. The pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

detailed description (continued)

power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold $V_{IT(PFI)}$ of typical 1.15 V, the power-fail output (PFO) goes low. If $V_{IT(PFI)}$ goes above $V_{(PFI)}$, plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above $V_{(PFI)}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and PFO left unconnected.

LOWLINE

The lowline comparator monitors V_{DD} with a threshold voltage typically 2% above the reset threshold (V_{IT}). For normal operation (V_{DD} above the reset threshold), LOWLINE is pulled to V_{DD} . LOWLINE can be used to provide a nonmaskable interrupt (NMI) to the processor when power begins to fall. In most battery-operated portable systems, reserve energy in the battery provides enough time to complete the shutdown routine once the low-line warning is encountered and before reset asserts. If the system must also contend with a more rapid V_{DD} fall time, such as when the main battery is disconnected or a high-side switch is opened during normal operation, a capacitor can be used on the V_{DD} line to provide enough time for executing the shutdown routine. First, the worst-case settling time (t_{sd}) required for the system to perform its shutdown routine needs to be defined. Then, using the worst-case load current (I_L) that can be drained from the capacitor, and the minimum reset threshold voltage (V_{IT} min), the capacitor value (C_{H}) can be calculated as follows:

$$C_{H} = \frac{I_{L} \times t_{sd}}{V_{IT}min \times 0.012}$$

BATTON

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition, it can be used as a logic output to indicate the battery switchover status. BATTON is high when V_{OUT} is connected to V_{BAT} .

BATTON can be connected directly to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. If a PMOS transistor is used, it must be connected in the reverse of the traditional method (see Figure 3), which orients the body diode from V_{DD} to V_{OUT} and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

detailed description (continued)

backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup-battery is installed at V_{BAT}, the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup-battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD}, these supervisors do not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD}. V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} fails below V_{IT} and V_{BAT} is greater than V_{DD}. When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT}, or until V_{DD} rises above the reset threshold V_{IT}. V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.






Figure 4. Normal Supply Voltage vs Backup-Battery Supply Voltage



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

detailed description (continued)

manual switchover (MSWITCH)

While operating in the normal mode from V_{DD}, the device can be forced manually to operate in battery-backup mode by connecting MSWITCH to V_{DD}. Refer to Table 1 for different switchover modes.

	MSWITCH	STATUS
M and a	GND	V _{DD} mode
V _{DD} mode	V _{DD}	Switch to battery-backup mode
Detter had an and	GND	Battery-backup mode
Battery-backup mode	V _{DD}	Battery-backup mode

Table 1. Switchover Modes


If the manual switchover feature is not used, MSWITCH must be connected to ground.

watchdog

In a microprocessor- or DSP-based system, it is important not only to supervise the supply voltage, but also to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller or DSP has to toggle the watchdog input within typically 0.8 s to avoid the occurence of a time-out. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and is retriggered internally.

saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then the input momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), WDI should be left low for the majority of the watchdog time-out period, and pulsed low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, a current of, e.g., 5 V/40 k $\Omega \approx 125 \,\mu$ A, can flow into WDI.



Undefined

Figure 5. Watchdog Timing



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 2)	
All other pins (see Note 2)	
Continuous output current at V _{OUT} , I _{O(VOUT)}	
Continuous output current (all other pins) IO	
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	−40°C to 85°C
Storage temperature range, T _{stg}	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t=1000h continuously.

DISSIPATION RATING TABLE								
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING				
PW	700 mW	5.6 mW/°C	448 mW	364 mW				

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD}	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, VI	0	V _{DD} +0.3	V
High-level input voltage, VIH	0.7xV _{DD}		V
Low-level input voltage, VIL		0.3×V _{DD}	V
Continuous output current at V _{OUT} , I _O		300	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t / \Delta V$		100	ns/V
Slew rate at V _{DD} or V _{BAT}		1	V/µs
Operating free-air temperature range, TA	-40	85	°C



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			V _{DD} = 1.8 V,	I _{OH} = -400 μA	V _{DD} 0.2 V			
		RESET, BATTOK	V _{DD} = 3.3 V,	I _{OH} = -2 mA				
		BATTOK	V _{DD} = 5 V,	I _{OH} = –3 mA	V _{DD} -0.4 V			
			V _{OUT} = 1.8 V,	I _{OH} = -400 μA	VOUT-0.2 V			
		BATTON	V _{OUT} = 3.3 V,	IOH = -2 mA				
			V _{OUT} = 5 V,	IOH = -3 mA	V _{OUT} –0.4 V			
VOH	OH High-level output voltage		V _{DD} = 1.8 V,	I _{OH} = –20 μA	V _{DD} 0.3 V			v
VОН		LOWLINE, PFO	V _{DD} = 3.3 V,	I _{OH} = -80 μA,				v
		110	V _{DD} = 5 V,	I _{OH} = –120 μA	V _{DD} –0.4 V			
		CEOUT,	V _{OUT} = 1.8 V,	I _{OH} = –1 mA	V _{OUT} 0.2 V			
		Enable mode,	V _{OUT} = 3.3 V,	I _{OH} = -2 mA				
		$\overline{CEIN} = V_{OUT}$	V _{OUT} = 5 V,	I _{OH} = –5 mA	V _{OUT} –0.3 V			
		CEOUT, Disable mode	V _{OUT} = 3.3 V,	I _{OH} = -0.5 mA	V _{OUT} –0.4 V			
	Low-level output voltage	RESET, PFO, BATTOK, LOWLINE	V _{DD} = 1.8 V,	I _{OL} = 400 μA			0.2	
			V _{DD} = 3.3 V,	$I_{OL} = 2 \text{ mA}$			0.4	
			V _{DD} = 5 V,	IOT = 3 mV			0.4	
		BATTON	V _{OUT} = 1.8 V,	I _{OL} = 500 μA			0.2	
VOL			V _{OUT} = 3.3 V,	I _{OL} = 3 mA			0.4	V
			V _{OUT} = 5 V,	I _{OL} = 5 mA			0.4	
		CEOUT,	V _{OUT} = 1.8 V,	I _{OL} = 1 mA			0.2	
		Enable mode,	V _{OUT} = 3.3 V,	$I_{OL} = 2 \text{ mA}$			0.3	
		$\overline{\text{CEIN}} = 0 \text{ V}$	V _{OUT} = 5 V,	I _{OL} = 5 mA			0.3	
				V _{BAT} > 1.1 V,				
	Power-up reset voltage (see	e Note 3)	I _{OL} = 20 μA,	OR V _{DD} > 1.1 V,			0.4	V
			I _O = 8.5 mA, V _{BAT} = 0 V	$V_{DD} = 1.8 V,$	V _{DD} –50 mV			
	Normal mode		$I_O = 125 \text{ mA},$ $V_{BAT} = 0 \text{ V}$	V _{DD} = 3.3 V,	V _{DD} –150 mV			
Vout			I _O = 200 mA, V _{BAT} = 0 V	V _{DD} = 5 V,	V _{DD} -200 mV			V
	Battery-backup mode	Dellars had as and		V _{DD} = 0 V,	V _{BAT} –20 mV			
	Ballery-backup mode		I _O = 7.5 mA, V _{BAT} = 3.3 V	V _{DD} = 0 V,	V _{BAT} -113 mV			

NOTE 3: The lowest supply voltage at which RESET becomes active. $t_{r_{i}} V_{DD} \ge 15 \ \mu s/V$



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
VIT		TPS3610U18			1.68	1.71	1.74		
vII		TPS3610T50	4.46	4.55	4.64				
V _(PFI)	Negative-going input threshold	PFI	$T_{A} = -40^{\circ}C$ to 85	1.13	1.15	1.17	V		
	voltage (see Note 4)	TPS3610T50			2.33	2.4	2.47		
V(BOK)		TPS3610U18		1.55	1.6	1.65			
√(LL)		LOWLINE			V _{IT} +1.2%	V _{IT} +2%	V _{IT} +2.8%	V	
			1.65 V < V _{IT} < 2.			20			
		VIT	2.5 V < V _{IT} < 3.5			40			
			3.5 V < V _{IT} < 5.5	5 V		60			
			1.65 V < V _(LL) <	2.5 V		20			
		LOWLINE	$2.5 V < V_{(LL)} < 3$	8.5 V		40			
hys	Hysteresis		$3.5 V < V_{(LL)} < 5$	5.5 V		60		mV	
•nys			1.65 V < V _(BOK)	< 2.5 V		20		IIIV	
		BATTOK	2.5 V < V(BOK)		40				
			3.5 V < V(BOK)<		60				
		PFI				12			
		VBSW (see Note 5)	V _{DD} = 1.8 V			55			
ІН	High-level input current	WDI	$WDI = V_{DD} = 5$	V			150		
IL	Low-level input current	(see Note 6)	WDI = 0 V,	$V_{DD} = 5 V$			-150	μA	
lı	Input current	PFI, MSWITCH			-25		25	nA	
				V _{DD} = 1.8 V			-0.3		
os	Short-circuit output current	PFO	$\overline{PFO} = 0 \ V$	V _{DD} = 3.3 V			-1.1	mA	
				V _{DD} = 5 V			-2.4		
	0 1 1 1 1		V _{OUT} = V _{DD}	•			40		
DD	Supply current at V _{DD}		V _{OUT} = V _{BAT}				40	μA	
	0				-0.1		0.1		
BAT	Supply current at VBAT						0.5	μA	
lkg	Leakage current at CEIN		Disable mode,	$V_{I} < V_{DD}$			±1	μA	
	V _{DD} to V _{OUT} on-resistance		V _{DD} = 5 V			0.6	1	0	
DS(on)	VBAT to VOUT on-resistance		V _{BAT} = 3.3 V		8		15	Ω	
Ci	Input capacitance		$V_I = 0 V \text{ to } 5 V$			5		pF	

NOTES: 4. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals. 5. For $V_{DD} < 1.6 \text{ V}$, V_{OUT} switches to V_{BAT} regardless of V_{BAT} 6. For details on how to optimize current consumption when using WDI. Refer to detailed description section, *watchdog*.



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

timing requirements at R_L = 1 MΩ, C_L = 50 pF, T_A = -40°C to 85°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _w Pulse width	Bulae width	At V _{DD}	$V_{IH} = V_{IT} + 0.2 V$, $V_{IL} = V_{IT} - 0.2 V$	6			μs
	At WDI	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	100			ns	

switching characteristics at R_L = 1 M\Omega, C_L = 50 pF, T_A =–40°C to 85°C

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t d	Delay time		V _{DD} > V _{IT} +0.2 V (see timing diagram	60	100	140	ms
t(tout)	Watchdog timeout			0.48	0.8	1.12	S
^t PLH	Propagation (delay) time, low-to- high-level output	50% RESET to 50% CEOUT			15		μs
^t PHL	Propagation (delay) time, high-to- low-level output	50% $\overline{\text{CEIN}}$ to 50% $\overline{\text{CEOUT}}$, C _L = 50 pF only (see Note 7)	V _{DD} = 1.8 V		5	15	ns
			V _{DD} = 3.3 V		1.6	5	
			V _{DD} = 5 V		1	3	
		V _{DD} to RESET	V _{IL} = V _{IT} -0.2 V, V _{IH} = V _{IT} +0.2 V		2	5	μs
		PFI to PFO	V _{IL} = V(PFI)-0.2 V, V _{IH} = V(PFI)+0.2 V		3	5	
tt	Transition time	V _{DD} to BATTON	$V_{IH} = V_{BAT} + 200 \text{ mV},$ $V_{IL} = V_{BAT} - 200 \text{ mV},$ $V_{BAT} < V_{IT}$			3	μs

NOTE 7: Specified by design


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
	Static drain-source on-state resistance (V _{DD} to V _{OUT})		6
^r DS(on)	Static drain-source on-state resistance (V_BAT to V_OUT)	vs Output current	7
. ,	Static drain-source on-state resistance	vs Input voltage at CEIN	8
IDD	Supply current	vs Supply voltage	9
VIT	Normalized threshold at RESET	vs Free-air temperature	10
	High-level output voltage at RESET		11, 12
∨он	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT		15, 16, 17, 18
	Low-level output voltage at RESET		19, 20
VOL	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
-	Low-level output voltage at BATTON]	23, 24
^t p(min)	Minimum Pulse Duration at VDD	vs Threshold overdrive at V_{DD}	25
^t p(min)	Minimum Pulse Duration at PFI	vs Threshold overdrive at PFI	26




SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002




TYPICAL CHARACTERISTICS




SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002







SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002



TYPICAL CHARACTERISTICS



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT vs vs **HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT CURRENT** 3.5 3.5 V_{OH} – High-Level Output Voltage at CEOUT – V Expanded View V(CEIN) = open V_{OH} – High-Level Output Voltage at CEOUT – V $V_{DD} = 1.65 V$ **Disable Mode** 3.4 MSWITCH = GND 3 $T_A = -40^{\circ}C$ 3.3 $T_A = -40^{\circ}C$ T_A = 25°C 2.5 3.2 T_A = 25°C T_A = 0°C 2 T_A = 0°C 3.1 1.5 T_A = 85°C 3 T_A = 85°C 2.9 1 **Disable Mode** V(CEIN) = open 2.8 V_{DD} = 1.65 V 0.5 MSWITCH = GND 2.7 0-0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 -1 0 -0.5 -1 -1.5 -2 -2.5 -3 0 -3.5 -4 -4.5 IOH - High-Level Output Current - mA IOH - High-Level Output Current - mA Figure 17 Figure 18 LOW-LEVEL OUTPUT VOLTAGE AT RESET LOW-LEVEL OUTPUT VOLTAGE AT RESET vs vs LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT CURRENT 500 3.5 V_{OL} – Low-Level Output Voltage at RESET – V **Expanded View** V_{OL}- Low-Level Output Voltage at RESET - mV V_{DD} = 3.3 V V_{BAT} = GND T_A = 85°C 3 V_{DD} = 3.3 V MSWITCH = GND 400 $V_{BAT} = GND$ MSWITCH = GND 2.5 T_A = 25°C $T_A = 0^{\circ}C$ 300 2 T_A = 0°C T_A = 25°C 1.5 200 T_A = 85°C 1 T_A = −40°C T_A = −40°C 100 0.5 0 0 5 15 n 1 2 3 4 5 0 10 20 25 IOL - Low-Level Output Current - mA IOL - Low-Level Output Current - mA


TYPICAL CHARACTERISTICS

Figure 20



Figure 19

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002




TYPICAL CHARACTERISTICS



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

TYPICAL CHARACTERISTICS






Figure 26




SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated