

**FAIRCHILD**  
SEMICONDUCTOR™

September 1991  
Revised November 1999

## 100315 Low Skew Quad Clock Driver

### General Description

The 100315 contains four low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input. This device also has the capability to select a secondary single-ended clock source for use in lower frequency system level testing. The 100315 is a 300 Series redesign of the 100115 clock driver.

### Features


- Low output-to-output skew ( $\leq 50$  ps)
- Differential inputs and outputs
- Secondary clock available for system level testing
- 2000V ESD protection
- Voltage compensated operating range:  $-4.2V$  to  $-5.7V$

### Ordering Code:


| Order Number | Package Number | Package Descriptions  |
|--------------|----------------|---|
| 100315SC     | M16A           | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Diagram



### Connection Diagram



### Pin Descriptions

| Pin Names  | Description                 |
|--|-----------------------------|
| CLKIN, $\overline{\text{CLKIN}}$                   | Differential Clock Inputs   |
| CLK <sub>1-4</sub> , $\overline{\text{CLK}}_{1-4}$ | Differential Clock Outputs  |
| TCLK   | Test Clock Input (Note 1)   |
| CLKSEL   | Clock Input Select (Note 1) |

**Note 1:** TCLK and CLKSEL are single-ended inputs, with internal 50 k $\Omega$  pull-down resistors.

### Truth Table

| CLKSEL | CLKIN | $\overline{\text{CLKIN}}$ | TCLK | CLK <sub>n</sub> | $\overline{\text{CLK}}_{n}$ |
|--------|-------|---------------------------|------|------------------|-----------------------------|
| L      | L     | H                         | X    | L                | H                           |
| L      | H     | L                         | X    | H                | L                           |
| H      | X     | X                         | L    | L                | H                           |
| H      | X     | X                         | H    | H                | L                           |

L = LOW Voltage Level  
H = HIGH Voltage Level  
X = Don't Care

100315 Low Skew Quad Clock Driver



**Absolute Maximum Ratings** (Note 2)

|  |                          |
|--|--------------------------|
| Storage Temperature                            | -65°C to +150°C          |
| Maximum Junction Temperature (T <sub>J</sub> ) | +150°C                   |
| Case Temperature under Bias (T <sub>C</sub> )  | 0°C to +85°C             |
| V <sub>EE</sub> Pin Potential to Ground Pin    | -7.0V to +0.5V           |
| Input Voltage (DC)                             | V <sub>CC</sub> to +0.5V |
| Output Current (DC Output HIGH)                | -50 mA                   |
| Operating Range (Note 2)                       | -5.7V to -4.2V           |
| ESD (Note 3)                                   | ≥2000V                   |

**Recommended Operating Conditions**

|                                    |                |
|------------------------------------|----------------|
| Case Temperature (T <sub>C</sub> ) | 0°C to +85°C   |
| Supply Voltage (V <sub>EE</sub> )  | -5.7V to -4.2V |

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:** ESD testing conforms to MIL-STD-883, Method 3015.

**DC Electrical Characteristics** (Note 4)

V<sub>EE</sub> = -4.2V to -5.7V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>C</sub> = 0°C to +85°C

| Symbol            | Parameter  | Min                  | Typ   | Max                    | Units | Conditions  |
|-------------------|--|----------------------|-------|------------------------|-------|---|
| V <sub>OH</sub>   | Output HIGH Voltage  | -1025                | -955  | -870                   | mV    | V <sub>IN</sub> = V <sub>IH(Max)</sub><br>or V <sub>IL(Min)</sub><br>Loading with<br>50Ω to -2.0V |
| V <sub>OL</sub>   | Output LOW Voltage   | -1830                | -1705 | -1620                  |       |   |
| V <sub>OHC</sub>  | Output HIGH Voltage  | -1035                |       |                        | mV    | V <sub>IN</sub> = V <sub>IH(Min)</sub><br>or V <sub>IL(Max)</sub><br>Loading with<br>50Ω to -2.0V |
| V <sub>OLC</sub>  | Output LOW Voltage   |                      |       | -1610                  |       |   |
| V <sub>IH</sub>   | Single-Ended Input HIGH Voltage  | -1165                |       | -870                   | mV    | Guaranteed HIGH Signal for All Inputs   |
| V <sub>IL</sub>   | Single-Ended Input LOW Voltage   | -1830                |       | -1475                  | mV    | Guaranteed LOW Signal for All Inputs  |
| I <sub>IL</sub>   | Input LOW Current  | 0.50                 |       |                        | μA    | V <sub>IN</sub> = V <sub>IL(Min)</sub>  |
| I <sub>IH</sub>   | Input HIGH Current<br>CLKIN, $\overline{\text{CLKIN}}$<br>TCLK<br>CLKSEL |                      |       | 150                    | μA    | V <sub>IN</sub> = V <sub>IH(Max)</sub>  |
|                   |  |                      |       | 250                    | μA    |   |
|                   |  |                      |       | 250                    | μA    |   |
|                   |  |                      |       |                        |       |   |
| V <sub>DIFF</sub> | Input Voltage Differential   | 150                  |       |                        | mV    | Required for Full Output Swing  |
| V <sub>CM</sub>   | Common Mode Voltage  | V <sub>CC</sub> - 2V |       | V <sub>CC</sub> - 0.5V | V     |   |
| I <sub>CBO</sub>  | Input Leakage Current  | -10                  |       |                        | μA    | V <sub>IN</sub> = V <sub>EE</sub>   |
| I <sub>EE</sub>   | Power Supply Current   | -67                  |       | -35                    | mA    |   |

**Note 4:** The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.


**AC Electrical Characteristics**

V<sub>EE</sub> = -4.2V to -4.8, V<sub>CC</sub> = V<sub>CCA</sub> = GND

| Symbol                               | Parameter   | T <sub>C</sub> = 0°C |              | T <sub>C</sub> = +25°C |              | T <sub>C</sub> = +85°C |              | Units | Conditions   |
|--------------------------------------|---|----------------------|--------------|------------------------|--------------|------------------------|--------------|-------|--------------|
|                                      |   | Min                  | Max          | Min                    | Max          | Min                    | Max          |       |              |
| f <sub>MAX</sub>                     | Maximum Clock Frequency   | 750                  |              | 750                    |              | 750                    |              | MHz   |              |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay CLKIN,<br>CLKIN to CLK <sub>(1-4)</sub> , $\overline{\text{CLK}}_{(1-4)}$<br>Differential<br>Single-Ended | 0.59<br>0.59         | 0.79<br>0.99 | 0.62<br>0.62           | 0.82<br>1.02 | 0.67<br>0.67           | 0.87<br>1.07 | ns    | Figures 1, 3 |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay, TCLK<br>to CLK <sub>(1-4)</sub> , $\overline{\text{CLK}}_{(1-4)}$  | 0.50                 | 1.20         | 0.50                   | 1.20         | 0.50                   | 1.20         | ns    | Figures 1, 2 |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay, CLKSEL<br>to CLK <sub>(1-4)</sub> , $\overline{\text{CLK}}_{(1-4)}$                                      | 0.80                 | 1.60         | 0.80                   | 1.60         | 0.80                   | 1.60         | ns    | Figures 1, 2 |
| t <sub>TLH</sub><br>t <sub>THL</sub> | Transition Time<br>20% to 80%, 80% to 20%   | 0.30                 | 0.80         | 0.30                   | 0.80         | 0.30                   | 0.80         | ns    | Figures 1, 4 |
| t <sub>OST</sub><br>DIFF             | Maximum Skew Opposite Edge<br>Output-to-Output Variation<br>Data to Output Path   |                      | 50           |                        | 50           |                        | 50           | ps    | (Note 5)     |

**Note 5:** Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>PS</sub> guaranteed by design.

### Test Circuit



**Note:**  
 Shown for testing CLKIN to CLK1 in the differential mode.  
 L1, L2, L3 and L4 = equal length 50Ω impedance lines.  
 All unused inputs and outputs are loaded with 50Ω in parallel with ≤3 pF to GND.  
 Scope should have 50Ω input terminator internally.

FIGURE 1. AC Test Circuit

### Switching Waveforms




FIGURE 2. Propagation Delay, TCLK, CLKSEL to Outputs




FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs





FIGURE 4. Transition Times

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)