#### 查询100328供应商



August 1998

National Semiconductor

## 100328

Low Power Octal ECL/TTL Bi-Directional Translator with Latch

#### **General Description**

The 100328 is an octal latched bi-directional translator designed to convert TTL logic levels to 100K ECL logic levels and vice versa. The direction of this translation is determined by the DIR input. A LOW on the output enable input (OE) holds the ECL outputs in a cut-off state and the TTL outputs at a high impedance level. A HIGH on the latch enable input (LE) latches the data at both inputs even though only one output is enabled at the time. A LOW on LE makes the 100328 transparent.

The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The 100328 is designed with FAST® TTL output buffers, featuring optimal DC drive and capable of quickly charging and discharging highly capacitive loads. All inputs have 50 kΩ pull-down resistors.

### **Features**

- Identical performance to the 100128 at 50% of the supply current
- Bi-directional translation
- 2000V ESD protection
- Latched outputs
- FAST TTL outputs
- TRI-STATE<sup>®</sup> outputs
- Voltage compensated operating range = -4.2V to -5.7V
- Available to MIL-STD-883









OE	DIR	LE	ECL	TTL	Notes			
			Port	Port				
L	Х	L	LOW	Z				
			(Cut-Off)					
L	L	Н	Input	Z	(Notes 1, 3)			
L	Н	н	LOW	Input	(Notes 2, 3)			
			(Cut-Off)					
Н	L	L	L	L	(Notes 1, 4)			
Н	L	L	Н	Н	(Notes 1, 4)			
Н	L	н	Х	Latched	(Notes 1, 3)			
Н	Н	L	L	L	(Notes 2, 4)			
Н	Н	L	Н	Н	(Notes 2, 4)			
Н	Н	н	Latched	Х	(Notes 2, 4)			
H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance								

Note 1: ECL input to TTL output mode.

Note 2: TTL input to ECL output mode.

Note 3: Retains data present before LE set HIGH.

Note 4: Latch is transparent.

#### Detail



www.national.com

#### Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Maximum Junction Temperature (	T_)
Ceramic	+175°C
V <sub>EE</sub> Pin Potential to	
Ground Pin	-7.0V to +0.5V
V <sub>TTL</sub> Pin Potential to	
Ground Pin	-0.5V to +6.0V
ECL Input Voltage (DC)	V <sub>EE</sub> to +0.5V
ECL Output Current	
(DC Output HIGH)	–50 mA
TTL Input Voltage (Note 7)	-0.5V to +6.0V
TTL Input Current (Note 7)	-30 mA to +5.0 mA
Ground Pin V <sub>TTL</sub> Pin Potential to Ground Pin ECL Input Voltage (DC) ECL Output Current (DC Output HIGH) TTL Input Voltage (Note 7) TTL Input Current (Note 7)	-7.0V to +0.5V -0.5V to +6.0V V <sub>EE</sub> to +0.5V -50 mA -0.5V to +6.0V -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State TRI-STATE Output -0.5V to +5.5V Current Applied to TTL

## Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 $\begin{array}{lll} \mbox{Military} & -55\mbox{`C to } +125\mbox{`C} \\ \mbox{ECL Supply Voltage (V_{EE})} & -5.7\mbox{V to } -4.2\mbox{V} \\ \mbox{TTL Supply Voltage (V_{TTL})} & +4.5\mbox{V to } +5.5\mbox{V} \\ \mbox{Note 5: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.} \\ \mbox{Note 6: ESD testing conforms to MIL-STD-883, Method 3015.} \end{array}$ 

Note 7: Either voltage limit or current limit is sufficient to protect inputs.

#### Military Version TTL-to-ECL DC Electrical Characteristics

 $V_{\text{EE}} = -4.2V$  to -5.7V,  $V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$ ,  $T_{\text{C}} = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{\text{TTI}} = +4.5V$  to +5.5V

Symbol	Parameter	Min	Max	Units	T <sub>c</sub>	Condi	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	-1025	-870	mV	0°C to		Loading with	(Notes 8, 9,
					+125°C		50Ω to -2.0V	10)
		-1085	-870	mV	–55°C	V <sub>IN</sub> = V <sub>IH</sub> (Max)		
VoL	Output LOW Voltage	-1830	-1620	mV	0°C to	or V <sub>IL</sub> (Min)		
					+125°C			
		-1830	-1555	mV	–55°C			
	Cutoff Voltage		-1950	mV	0°C to		1	
					+125°C	OE or DIR Low		
			-1850	mV	–55°C			
V <sub>OHC</sub>	Output HIGH Voltage	-1035		mV	0°C to			(Notes 8, 9,
					+125°C			10)
		-1085		mV	–55°C	V <sub>IN</sub> = V <sub>IH</sub> (Min)	Loading with	
Volc	Output LOW Voltage		-1610	mV	0°C to	or V <sub>IL</sub> (Max)	50Ω0 to -2.0V	
					+125°C			
			-1555	mV	–55°C			
VIH	Input HIGH Voltage	2.0		V	–55°C to	Over V <sub>TTL</sub> , V <sub>EE</sub> , T <sub>C</sub> Range		(Notes 8, 9,
					+125°C			10, 11)
VIL	Input LOW Voltage		0.8	V	–55°C to	Over V <sub>TTL</sub> , V <sub>EE</sub> , T	<sub>c</sub> Range	(Notes 8, 9,
					+125°C			10, 11)
I <sub>IH</sub>	Input HIGH Current		70	μA	–55°C to	$V_{IN} = +2.7V$		(Notes 8, 9,
					125°C			10)
	Breakdown Test		1.0	mA	–55°C to	V <sub>IN</sub> = +5.5V		
					+125°C			
I <sub>IL</sub>	Input LOW Current	-1.0		mA	–55°C to	V <sub>IN</sub> = +0.5V		(Notes 8, 9,
					+125°C			10)
$V_{FCD}$	Input Clamp	-1.2		V	-55°C to	$I_{IN} = -18 \text{ mA}$		(Notes 8, 9,
	Diode Voltage				+125° C			10)
I <sub>EE</sub>	V <sub>EE</sub> Supply Current					LE Low, OE and D	DIR High	(Notes 8, 9,
					–55°C to	Inputs Open		10)
		-165	-73	mA	+125°C	$V_{EE} = -4.2V$ to $-4$	.8V	
		-175	-73			V <sub>EE</sub> = -4.2V to -5	5.7V	

<b>Military Version</b> <b>ECL-to-TTL DC Electrical Characteristics</b> $V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND, T_C = -55^{\circ}C \text{ to } +125^{\circ}C, C_L = 50 \text{ pF}, V_{TTL} = +4.5V \text{ to } +5.5V$										
Symbol	Parameter	Min	Max	Units	Тc	Conditions	Notes			
V <sub>OH</sub>	Output HIGH Voltage	2.5		mV	0°C to +125°C	I <sub>OH</sub> = -1 mA, V <sub>TTL</sub> = 4.50V	(Notes 8, 9, 10)			
		2.4			–55°C					
V <sub>OL</sub>	Output LOW Voltage		0.5	mV	–55°C	I <sub>OL</sub> = 24 mA, V <sub>TTL</sub> = 4.50V				
					+125°C					
VIH	Input HIGH Voltage	-1165	-870	mV	–55°C	Guaranteed HIGH Signal	(Notes 8, 9, 10, 11)			
					+125°C	for All Inputs				
VIL	Input LOW Voltage	-1830	-1475	mV	–55°C to	Guaranteed LOW Signal	(Notes 8, 9, 10, 11)			
					+125°C	for All Inputs				
IIH	Input HIGH Current		350	μA	0°C to	V <sub>EE</sub> = -5.7V	(Notes 8, 9, 10)			
			500		+125°C	$V_{IN} = V_{IH}$ (Max)				
I <sub>IL</sub>	Input LOW Current	0.50		μA	−55°C to	$V_{EE} = -4.2V$	(Notes 8, 9, 10)			
					+125°C	$V_{IN} = V_{IL}$ (Min)				
I <sub>OZHT</sub>	TRI-STATE Current		70	μA	–55°C to	V <sub>OUT</sub> = +2.7V	(Notes 8, 9, 10)			
	Output High				+125°C					
I <sub>OZLT</sub>	TRI-STATE Current	-1.0		mA	–55°C to	V <sub>OUT</sub> = +0.5V	(Notes 8, 9, 10)			
	Output Low				+125°C					
l <sub>os</sub>	Output Short-Circuit	-150	-60	mA	–55°C to	V <sub>OUT</sub> = 0.0V, V <sub>TTL</sub> = +5.5V	(Notes 8, 9, 10)			
	CURRENT				+125°C					
ITTL	V <sub>TTL</sub> Supply Current		75	mA	–55°C to	TTL Outputs Low	(Notes 8, 9, 10)			
			50	mA	+125°C	TTL Output High				
			70	mA		TTL Output in TRI-STATE				

Note 8: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 9: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups, 1, 2 3, 7, and 8.

Note 10: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 11: Guaranteed by applying specified input condition and testing  $V_{OH}/V_{OL}$ .

# $\begin{array}{l} \textbf{Military Version} \\ \textbf{TTL-to-ECL AC Electrical Characteristics} \\ \textbf{V}_{\text{EE}} = -4.2 \text{V to } -5.7 \text{V}, \textbf{V}_{\text{TTL}} = +4.5 \text{V to } +5.5 \text{V}, \textbf{V}_{\text{CC}} = \textbf{V}_{\text{CCA}} = \text{GND} \end{array}$

Symbol	Parameter	T <sub>c</sub> = -55°C		T <sub>C</sub> = 25°C		T <sub>c</sub> = +125°C		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max	1		
t <sub>PLH</sub>	T <sub>N</sub> to E <sub>n</sub>	0.8	3.4	1.1	3.6	0.8	3.7	ns	Figures 1, 2	(Notes 12,
t <sub>PHL</sub>	(Transparent)							ns		13, 14)
t <sub>PLH</sub>	LE to E <sub>n</sub>	1.2	3.8	1.4	3.7	1.1	3.8	ns	Figures 1, 2	
t <sub>PHL</sub>								ns		
t <sub>PZH</sub>	OE to E <sub>n</sub>	0.8	3.6	1.5	4.0	2.0	5.2	ns	Figures 1, 2	(Notes 12,
	(Cutoff to HIGH)									13, 14)
t <sub>PHZ</sub>	OE to E <sub>n</sub>	1.5	4.6	1.6	4.2	1.6	4.3	ns	Figures 1, 2	
	(HIGH to Cutoff)									
t <sub>PHZ</sub>	DIR to E <sub>n</sub>	1.6	4.7	1.6	4.3	1.7	4.3	ns	Figures 1, 2	
	(HIGH to Cutoff)									
t <sub>set</sub>	T <sub>n</sub> to LE	2.5		2.0		2.5		ns	Figures 1, 2	(Note 15)
t <sub>hold</sub>	T <sub>n</sub> to LE	2.5		2.0		2.5		ns	Figures 1, 2	
t <sub>pw</sub> (H)	Pulse Width LE	2.5		2.0		2.5		ns	Figures 1, 2	(Note 15)
t <sub>TLH</sub>	Transition Time	0.4	2.3	0.5	2.1	0.4	2.4	ns	Figures 1, 2	(Note 15)
t <sub>THL</sub>	20% to 80%, 80% to 20%									

Military Ver ECL-to-TTL	sion AC	Electrical	Chara	acteris	tics

•

V <sub>EE</sub> =	$v_{EE} = -4.2 v_{10} - 5.7 v_{1} v_{TTL} - 4.3 v_{10} v_{10} v_{0} v_{CCA} - 6 v_{0} v_{0} v_{0} - 50 p_{1}$											
Symbol	Parameter	T <sub>c</sub> =	–55°C	T <sub>c</sub> =	= 25°C	T <sub>C</sub> = +125°C		T <sub>C</sub> = +125°C		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max					
t <sub>PLH</sub>	E <sub>n</sub> to T <sub>n</sub>	2.1	6.0	2.0	5.6	2.2	6.3	ns	Figures 1, 2	(Notes 12, 13,		
t <sub>PHL</sub>	(Transparent)									14)		
t <sub>PLH</sub>	LE to T <sub>n</sub>	3.1	7.0	3.1	6.5	3.3	7.5	ns	Figures 3, 4			
t <sub>PHL</sub>												
t <sub>PZH</sub>	OE to T <sub>n</sub>	3.2	8.0	3.7	8.0	4.0	9.2	ns	Figures 3, 4	(Notes 12, 13,		
t <sub>PZL</sub>	(Enable Time)	3.6	8.0	4.0	8.5	4.3	9.6			14)		
t <sub>PHZ</sub>	OE to T <sub>n</sub>	3.2	8.5	3.3	8.0	3.5	8.4	ns	Figures 3, 5			
t <sub>PLZ</sub>	(Disable Time)	3.0	8.0	3.4	7.5	4.1	10.0					
t <sub>PHZ</sub>	DIR to T <sub>n</sub>	2.6	7.0	2.6	7.0	2.9	8.0	ns	Figures 3, 6			
t <sub>PLZ</sub>	(Disable Time)	2.7	7.0	3.1	7.0	4.0	10.0					
t <sub>set</sub>	E <sub>n</sub> to LE	2.5		2.0		2.5		ns	Figures 3, 4	(Note 15)		
t <sub>hold</sub>	E <sub>n</sub> to LE	3.0		2.5		3.0		ns	Figures 3, 4			
t <sub>pw</sub> (H)	Pulse Width LE	2.5		2.0		5.0		ns	Figures 3, 4	(Note 15)		

Note 12: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 13: Screen tested 100% on each device at +25°C, temperature only, Subgroup A9.

Note 14: Sample tested (Method 5005, Table I) on each mfg. lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.

Note 15: Not tested at +25°C, +125°C and -55°C temperature (design characterization data).











#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

<b>X</b> www.n	National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com ational.com	National Semiconductor   Europe Fax: +49 (0) 1 80-530 85 86   Email: europe.support@nsc.com   Deutsch Tel: +49 (0) 1 80-530 85 85   English Tel: +49 (0) 1 80-532 78 32   Français Tel: +49 (0) 1 80-532 78 35   Italiano Tel: +49 (0) 1 80-532 416 80	National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com	National Semiconductor Japan Ltd. Tei: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.