



General Description

The AO4886 combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.

Features

V_{DS}	100V
I_D (at $V_{GS}=10V$)	3.3A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 80m Ω
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$)	< 91m Ω



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	3.3	A
		2.7	
Pulsed Drain Current ^C	I_{DM}	17	
Avalanche Current ^C	I_{AS}, I_{AR}	14	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}, E_{AR}	10	mJ
Power Dissipation ^B	P_D	2.00	W
		1.28	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	48	62.5	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A D}		74	90	$^\circ\text{C/W}$
Maximum Junction-to-Lead	$R_{\theta JL}$	32	40	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} = ±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.6	2.2	2.7	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	17			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =3A T _J =125°C		63.5 122	80 152	mΩ
		V _{GS} =4.5V, I _D =3A		70	91	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =3A		20		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.74	1	V
I _S	Maximum Body-Diode Continuous Current				2.5	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz	620	778	942	pF
C _{oss}	Output Capacitance		38	55	81	pF
C _{rss}	Reverse Transfer Capacitance		13	24	35	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.7	1.45	2.2	Ω
SWITCHING PARAMETERS						
Q _{g(10V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =3A	13	16.3	20	nC
Q _{g(4.5V)}	Total Gate Charge		6.4	8.1	10	nC
Q _{gs}	Gate Source Charge		2.2	2.8	3.4	nC
Q _{gd}	Gate Drain Charge		2.4	4.1	5.8	nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =50V, R _L =16.7Ω, R _{GEN} =3Ω		6		ns
t _r	Turn-On Rise Time			2.5		ns
t _{D(off)}	Turn-Off DelayTime			21		ns
t _f	Turn-Off Fall Time			2.4		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =3A, dI/dt=500A/μs	14	21	28	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =3A, dI/dt=500A/μs	65	94	123	nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J=25° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche capability (Note C)




Figure 10: Maximum Forward Biased Safe Operating Area (Note F)




Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

