

## General Description



The AOL1432A is fabricated with SiMOS™ trench technology that combines excellent  $R_{DS(ON)}$  with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

## Features

$V_{DS}$  (V) = 25V  
 $I_D$  = 44A ( $V_{GS}$  = 10V)  
 $R_{DS(ON)}$  < 7.5m $\Omega$  ( $V_{GS}$  = 10V)  
 $R_{DS(ON)}$  < 14m $\Omega$  ( $V_{GS}$  = 4.5V)



UltraSO-8™ Top View



### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	25	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>G</sup>	$I_D$	44	A
		$T_C=100^\circ\text{C}$	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	120	
Continuous Drain Current <sup>A</sup>	$I_{DSM}$	$T_A=25^\circ\text{C}$	
		$T_A=70^\circ\text{C}$	10
Avalanche Current <sup>C</sup>	$I_{AR}$	35	
Repetitive avalanche energy $L=50\mu\text{H}$ <sup>C</sup>	$E_{AR}$	31	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^\circ\text{C}$	30
		$T_C=100^\circ\text{C}$	15
Power Dissipation <sup>A</sup>	$P_{DSM}$	$T_A=25^\circ\text{C}$	2.1
		$T_A=70^\circ\text{C}$	1.3
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 175	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	$t \leq 10\text{s}$	14.2	20
		Steady-State	48	60
Maximum Junction-to-Case <sup>B</sup>	$R_{\theta JC}$	3.5	5	$^\circ\text{C/W}$

**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	25			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			10 50	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.2	2	3	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V	120			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =30A		6	7.5	mΩ
		T <sub>J</sub> =125°C		8.6	12	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A		11.5	14	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =30A		50		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				44	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =12.5V, f=1MHz	990	1180	1450	pF
C <sub>oss</sub>	Output Capacitance		210	275	350	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		125	175	245	pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	1.1	1.7	2.5	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =12.5V, I <sub>D</sub> =30A	18	21.7	26	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge		9	11	13	nC
Q <sub>gs</sub>	Gate Source Charge		3	4	5	nC
Q <sub>gd</sub>	Gate Drain Charge		4.5	6.4	9	nC
t <sub>D(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =12.5V, R <sub>L</sub> =0.42Ω, R <sub>GEN</sub> =3Ω		6.8		ns
t <sub>r</sub>	Turn-On Rise Time			13.8		ns
t <sub>D(off)</sub>	Turn-Off Delay Time			21.5		ns
t <sub>f</sub>	Turn-Off Fall Time			8.7		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =30A, dI/dt=500A/μs	8.4	10.6	13	ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =30A, dI/dt=500A/μs	13	16	20	nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The Power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B: The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=175°C.

D: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.


F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175°C.

G: The maximum current rating is limited by bond-wires.


H: These tests are performed with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.

Rev0 : July 2008


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Fig 1: On-Region Characteristics**




**Figure 2: Transfer Characteristics**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage**



**Figure 4: On-Resistance vs. Junction Temperature**



**Figure 5: On-Resistance vs. Gate-Source Voltage**



**Figure 6: Body-Diode Characteristics**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current**



**Figure 18: Diode Reverse Recovery Time and Soft Coefficient vs. Conduction Current**




**Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt**




**Figure 20: Diode Reverse Recovery Time and Soft Coefficient vs. di/dt**


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

