


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	60				
$R_{DS(on)}$ ( $\Omega$ ) at $V_{GS}$ = 10 V	0.022				
$R_{DS(on)}$ ( $\Omega$ ) at $V_{GS}$ = 4.5 V	0.031				
I <sub>D</sub> (A)	12				
Configuration	Single				



N-Channel MOSFET

#### FEATURES

- TrenchFET<sup>®</sup> Power MOSFET
- AEC-Q101 Qualified
- 100 % R<sub>g</sub> and UIS Tested
- Material categorization:

For definitions of compliance please see



ORDERING INFORMATION	
Package	SO-8
Lead (Pb)-free and Halogen-free	SQ4850EY-T1-GE3

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_C = 25 \degree C$ , unless otherwise noted)						
PARAMETER		SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V <sub>DS</sub>	60	V		
Gate-Source Voltage		V <sub>GS</sub> ± 20		V		
Continuous Drain Current	T <sub>C</sub> = 25 °C	1	12			
	T <sub>C</sub> = 125 °C	I <sub>D</sub>	6.9			
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	6.2	А		
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	48			
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	23			
Single Pulse Avalanche Energy	L = 0.1 MH	E <sub>AS</sub>	26	mJ		
Maximum Power Dissipation <sup>a</sup>	T <sub>C</sub> = 25 °C	D	6.8	W		
	T <sub>C</sub> = 125 °C	P <sub>D</sub>	2.2	vv		
Operating Junction and Storage Temperature	Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C		

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	LIMIT	UNIT	
Junction-to-Ambient	PCB Mount <sup>b</sup>	R <sub>thJA</sub>	85	°C/W	
Junction-to-Foot (Drain)		R <sub>thJF</sub>	22	C/W	

Notes

a. Pulse test; pulse width  $\leq 300~\mu\text{s},$  duty cycle  $\leq 2~\%.$ 

b. When mounted on 1" square PCB (FR-4 material).



<b>SPECIFICATIONS</b> ( $T_c = 25 \text{ °C}$ , unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static					•	•	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0, I_D = 250 \ \mu A$		60	-	-	v
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.5	2	2.5	v
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> =	$V_{DS} = 0 V, V_{GS} = \pm 20 V$		-	± 100	nA
		$V_{GS} = 0 V$	V <sub>DS</sub> = 60 V	-	-	1.0	μA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$	-	-	50	
		$V_{GS} = 0 V$	$V_{DS} = 60 \text{ V}, \text{ T}_{J} = 175 ^{\circ}\text{C}$	-	-	150	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	30	-	-	Α
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A	-	0.017	0.022	
Drain Source On State Registered	Б	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A, T <sub>J</sub> = 125 °C	-	0.029	0.037	Ω
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 10 V$	I <sub>D</sub> = 6 A, T <sub>J</sub> = 175 °C	-	0.037	0.047	
		$V_{GS} = 4.5 V$	I <sub>D</sub> = 5 A	-	0.025	0.031	
Forward Transconductanceb	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 6 A		-	21	-	S
Dynamic <sup>b</sup>		<u>.</u>					_
Input Capacitance	C <sub>iss</sub>			-	1000	1250	
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V$	<sub>GS</sub> = 0 V V <sub>DS</sub> = 25 V, f = 1 MHz	-	185	235	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			-	75	95	
Total Gate Charge <sup>c</sup>	Qg			-	20	30	
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{DS} = 30 \text{ V}, \text{ I}_{D} = 6 \text{ A}$	-	2.9	-	nC
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			-	4.4	-	
Gate Resistance	Rg		f = 1 MHz		-	2.1	Ω
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$V_{DD} = 30 \text{ V}, \text{ R}_{\text{L}} = 30 \Omega$ $\text{I}_{\text{D}} \cong 1 \text{ A}, \text{ V}_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$		-	7	11	
Rise Time <sup>c</sup>	t <sub>r</sub>			-	9	14	- ns
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>			-	23	35	
Fall Time <sup>c</sup>	t <sub>f</sub>			-	9	14	
Source-Drain Diode Ratings and Characteristics <sup>b</sup>							
Pulsed Current <sup>a</sup>	I <sub>SM</sub>			-	-	48	Α
Forward Voltage	V <sub>SD</sub>	I <sub>F</sub> :	I <sub>F</sub> = 1.7 A, V <sub>GS</sub> = 0		0.8	1.2	V

#### Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.


b. Guaranteed by design, not subject to production testing.


c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




#### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)






**Transfer Characteristics** 




**On-Resistance vs. Drain Current** 







**TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)










On-Resistance vs. Gate-to-Source Voltage



Source Drain Diode Forward Voltage









Drain Source Breakdown vs. Junction Temperature



#### **THERMAL RATINGS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



**THERMAL RATINGS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Foot

#### Note

• The characteristics shown in the two graphs

- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)


- Normalized Transient Thermal Impedance Junction-to-Foot (25 °C)


are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.



SOIC (NARROW): 8-LEAD

JEDEC Part Number: MS-012





	MILLIM	IETERS	INCHES		
DIM	Min	Мах	Min	Max	
A	1.35	1.75	0.053	0.069	
A <sub>1</sub>	0.10	0.20	0.004	0.008	
В	0.35	0.51	0.014	0.020	
С	0.19	0.25	0.0075	0.010	
D	4.80	5.00	0.189	0.196	
E	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050 BSC		
н	5.80	6.20	0.228	0.244	
h	0.25	0.50	0.010	0.020	
L	0.50	0.93	0.020	0.037	
q	0°	8°	0°	8°	
S	0.44	0.64	0.018	0.026	
ECN: C-06527-Rev. I, 11-Sep-06 DWG: 5498					




# Mounting LITTLE FOOT<sup>®</sup>, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, *Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs*, ( www.freescale.net.cn ), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.






Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading


The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.



#### **RECOMMENDED MINIMUM PADS FOR SO-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



### Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

freestyle Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on it s or their behalf (collectively, "freestyle"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

freestyle makes no warranty, representation or guarantee regarding the suitabilit y of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vi shay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation specia I, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain type s of applications are based on freestyle's knowledge of typical requirements that are often placed on freestyle products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specification s may vary in different applications and performance may vary over time. All operating parameters, including typical pa rameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify freestyle's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, freestyle products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the freestyle product could result in personal injury or death. Customers using or selling freestyle products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold freestyle and its distributors harmless from and against an y and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vis hay

## **Material Category Policy**

freestyle Intertechnology, Inc. hereby certi fies that all its products that are id entified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwis e specified as non-compliant.

Please note that some freestyle documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002 /95/EC conform to Directive 2011/65/EU.