查询CY7C1019BV33-15VC供应商

捷多邦,专业PCB打样工厂,24小时加急出货



CY7C1019BV33 CY7C1018BV33

Features

- High speed
 - —t_{AA} = 10 ns
- · CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019V33 and/or
- CY7C1018V33

Functional Description

The CY7C1019BV33/CY7C1018BV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


128K x 8 Static RAM

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O_0 through I/O_7) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1019BV33 is available in a standard 400-mil-wide package. The CY7C1018BV33 is available in a standard 300-mil-wide package.



Selection Guide

f.dzsc.com

| GVD SP | | 7C1019BV33-10 7C1018BV33-10 | 7C1019BV33-12 7C1018BV33-12 | 7C1019BV33-15 7C1018BV33-15 |
|--------------------------------|---|--------------------------------|--------------------------------|--------------------------------|
| Maximum Access Time (ns) | | 10 | 12 | 15 |
| Maximum Operating Current (mA) | | 175 | 160 | 145 |
| Maximum Standby Current (mA) | | 5 | 5 | 5 |
| 我 CPDF | L | - | 0.5 | 0.5 |



CY7C1019BV33 CY7C1018BV33

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with Power Applied–55°C to +125°C

Supply Voltage on V_{CC} to Relative $\mbox{GND}^{[1]}\!-\!0.5\mbox{V}$ to +7.0V

DC Voltage Applied to Outputs in High Z State $^{[1]}_{-0.5V}$ to V_CC + 0.5V DC Input Voltage^[1]-0.5V to V_{CC} + 0.5V

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)20 mA Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015) Latch-Up Current>200 mA

Operating Range

| Range | Ambient Temperature ^[2] | V _{cc} |
|------------|---------------------------------------|-----------------|
| Commercial | 0°C to +70°C | $3.3V\pm10\%$ |

| | | | | 7C1019BV33-10 7C1018BV33-10 | | 7C1019BV33-12 7C1018BV33-12 | | | | |
|------------------|---|--|---|--------------------------------|--------------------------|--------------------------------|--------------------------|------|--------------------------|------|
| Parameter | Description | Test Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = – 4.0 mA | | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | V _{CC} + 0.3 | 2.2 | V _{CC} + 0.3 | 2.2 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage ^[1] | | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| I _{IX} | Input Load Current | $GND \le V_I \le V_{CC}$ | | -1 | +1 | -1 | +1 | -1 | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \leq V_{I} \leq V_{CC},$ Output Disabled | | -5 | +5 | -5 | +5 | -5 | +5 | μΑ |
| Icc | V _{CC} Operating Supply Current | $V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$ | | | 175 | | 160 | | 145 | mA |
| I _{SB1} | Automatic CE Power-Down Current —TTL Inputs | $\begin{array}{l} \text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$ | | | 20 | | 20 | | 20 | mA |
| I _{SB2} | Automatic CE | Max. V _{CC} , | | | 5 | | 5 | | 5 | mA |
| | Power-Down Current —CMOS Inputs | $\label{eq:VCC} \begin{split} &\overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{or } \text{V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{split}$ | L | | — | | 0.5 | | 0.5 | |

Capacitance^[3]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |


Notes:

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "Instant On" case temperature.
 Tested initially and after any design or process changes that may affect these parameters.



CY7C1019BV33 CY7C1018BV33

AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to: OUTPUT O-

Switching Characteristics^[4] Over the Operating Range

| | | | BV33-10 BV33-10 | 7C1019BV33-12 7C1018BV33-12 | | | BV33-15 BV33-15 | |
|-------------------|-------------------------------------|------|--------------------|--------------------------------|------|------|--------------------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCL | Ē | | | | | | | |
| t _{RC} | Read Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{AA} | Address to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | | 6 | | 7 | ns |
| t _{LZOE} | OE LOW to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[5, 6] | | 5 | | 6 | | 7 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 3 | | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[5, 6] | | 5 | | 6 | | 7 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 10 | | 12 | | 15 | ns |
| WRITE CYCI | L E ^[7, 8] | • | | • | | • | | • |
| t _{WC} | Write Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{SCE} | CE LOW to Write End | 8 | | 9 | | 10 | | ns |
| t _{AW} | Address Set-Up to Write End | 7 | | 8 | | 10 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 7 | | 8 | | 10 | | ns |
| t _{SD} | Data Set-Up to Write End | 5 | | 6 | | 8 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[6] | 3 | | 3 | | 3 | | ns |
| t _{HZWE} | WE LOW to High Z ^[5, 6] | | 5 | | 6 | | 7 | ns |
| | | | | | | | | |

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{QH} and 30-pF load capacitance. 4.

5.

6

 t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and <u>hold</u> timing should <u>be</u> referenced to the leading edge of the signal that terminates the write. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} . 7.

8.




CY7C1019BV33 CY7C1018BV33

Data Retention Characteristics Over the Operating Range (L Version Only)


| Parameter | Description | Conditions | Min. | Max. | Unit |
|---------------------------------|--------------------------------------|---|------|------|------|
| V _{DR} | V _{CC} for Data Retention | No input may exceed V _{CC} + 0.5V | 2.0 | | V |
| I _{CCDR} | Data Retention Current | $\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ CE $\ge V_{CC} - 0.3V,$ | | 150 | μA |
| t _{CDR} ^[3] | Chip Deselect to Data Retention Time | $V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$ | 0 | | ns |
| t _R | Operation Recovery Time | | 200 | | μs |

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[9, 10]



Read Cycle No. 2 (OE Controlled)^[10, 11]




Notes:

- Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)^[12, 13]




Notes:

- 12. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 13. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state. 14. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[13]



Truth Table


| CE | OE | WE | I/O ₀ –I/O ₇ | Mode | Power |
|----|----|----|------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | High Z | Power-Down | Standby (I _{SB}) |
| Х | Х | Х | High Z | Power-Down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, Outputs Disabled | Active (I _{CC}) |

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|--------------------|-----------------|----------------------------|--------------------|
| 10 | CY7C1018V33-10VC | V32 | 32-Lead 300-Mil Molded SOJ | Commercia |
| | CY7C1019BV33-10VC | V33 | 32-Lead 400-Mil Molded SOJ | |
| 12 | CY7C1018BV33-12VC | V32 | 32-Lead 300-Mil Molded SOJ | |
| | CY7C1018BV33L-12VC | V32 | 32-Lead 300-Mil Molded SOJ | |
| | CY7C1019BV33-12VC | V33 | 32-Lead 400-Mil Molded SOJ | |
| | CY7C1019BV33L-12VC | V33 | 32-Lead 400-Mil Molded SOJ | |
| 15 | CY7C1018BV33-15VC | V32 | 32-Lead 300-Mil Molded SOJ | |
| | CY7C1018BV33L-15VC | V32 | 32-Lead 300-Mil Molded SOJ | |
| | CY7C1018BV33-15VI | V32 | 32-Lead 300-Mil Molded SOJ | |
| | CY7C1019BV33-15VC | V33 | 32-Lead 400-Mil Molded SOJ | |
| | CY7C1019BV33L-15VC | V33 | 32-Lead 400-Mil Molded SOJ | |
| | CY7C1019BV33-15VI | V33 | 32-Lead 400-Mil Molded SOJ | Industrial |




Package Diagram




32-Lead (400-Mil) Molded SOJ V33

32-Lead (300-Mil) Molded SOJ V32



0.014

DIMENSIONS IN INCHES MIN. MAX. LEAD COPLANARITY 0.004 MAX.



© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize